My Inquiry
My Account
Texas Instruments TPS2043DR
- Part No.:
- TPS2043DR
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS2043DR.pdf
- Description:
- IC PWR SWTCH N-CH 1:2/1:1 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2043DR from Texas Instruments is a triple-channel, active-low enable, high-side N-channel MOSFET power distribution switch in 16-pin SOIC (D) package. It delivers 500 mA continuous current per channel with 135 mΩ max RDS(on) at 5 V input, integrated short-circuit and thermal protection, and 2.7–5.5 V operating range - designed for USB hub power management and hot-plug-capable peripheral distribution.
For engineers reviewing the TPS2043DR datasheet, TPS2043DR pinout, TPS2043DR application, or TPS2043DR equivalent, key selection criteria include active-low enable logic, independent overcurrent reporting per channel (OC1–OC3), bidirectional switching capability, 20 µA standby supply current, and SOIC-D tape-and-reel availability (R-suffix).
Technical Context
The TPS2043DR integrates three independent high-side power switches, each driven by an internal charge pump enabling operation down to 2.7 V while maintaining gate overdrive. Its current-limit circuitry uses a sense FET (not external resistor) to detect overload and enter constant-current mode at ~0.9 A typical short-circuit threshold.
Thermal protection employs dual-threshold sensing: individual channel shutdown at ~140°C junction temperature, plus global shutdown at ~160°C. Undervoltage lockout disables switching below ~2 V input, and all OCx outputs are open-drain, active-low, with 10 mA sink capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Three independent high-side power switches |
| RDS(on) max | 135 mΩ at 5 V input, 125°C - limits conduction loss to ≤338 mW per channel at 500 mA |
| Continuous current | 500 mA per channel - supports USB bus-powered function loads without derating at 25°C ambient |
| Enable logic | Active-low (EN1/EN2/EN3) - compatible with standard 3.3 V/5 V logic; enables direct connection to microcontroller GPIOs |
| Overcurrent response | OC1/OC2/OC3 open-drain outputs asserted low during fault - provides discrete per-channel fault signaling to host controller |
| Supply voltage range | 2.7 V to 5.5 V - supports single-supply operation across USB 3.3 V and 5 V rails, including brownout-tolerant hot-plug |
| Standby current | 20 µA max - enables low-power system sleep modes without disabling upstream regulators |
Pinout & Package
TPS2043DR is housed in a 16-pin SOIC (D) package, 7.5 mm × 10.3 mm body, 1.75 mm height, with standard 1.27 mm pitch. Tape-and-reel packaging (R-suffix) supports automated SMT assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (GND1) | Power ground reference for Channel 1 | Separate ground return path minimizes crosstalk between IN1/OUT1 and other channels |
| 2 (IN1) | Input voltage for Channel 1 | Accepts 2.7–5.5 V supply; connects to upstream USB VBUS or local rail |
| 3 (EN1) | Active-low enable for Channel 1 | Drives switch ON when pulled low; high-impedance input draws ≤0.5 µA |
| 4 (EN2) | Active-low enable for Channel 2 | Independent control of IN1→OUT2 path; no shared logic dependency with EN1 or EN3 |
| 5 (GND2) | Power ground reference for Channel 2/3 | Dedicated return for IN2/OUT2/OUT3; isolates ground noise from GND1 domain |
| 6 (IN2) | Input voltage for Channels 2 and 3 | Single input feeds both OUT2 and OUT3; enables dual-rail sourcing from one source |
| 7 (EN3) | Active-low enable for Channel 3 | Controls IN2→OUT3 path; allows independent sequencing of downstream ports |
| 8, 9, 10 (NC) | No internal connection | Unbonded pins; must remain unconnected per datasheet - no tie-to-ground or pull-up |
| 11 (OUT3) | Power-switch output for Channel 3 | Delivers regulated 5 V (or input voltage) to load; includes built-in current limiting and thermal foldback |
| 12 (OC3) | Open-drain overcurrent indicator for Channel 3 | Asserts low during overload or overtemperature; requires external pull-up to VCC or controller I/O |
| 13 (OC2) | Open-drain overcurrent indicator for Channel 2 | Provides real-time fault status without polling; supports interrupt-driven USB hub firmware |
| 14 (OUT2) | Power-switch output for Channel 2 | Shares IN1 input with OUT1; enables dual-port power delivery from common source |
| 15 (OUT1) | Power-switch output for Channel 1 | Primary output for first downstream port; rise time 2.5 ms typical reduces EMI during hot-plug |
| 16 (OC1) | Open-drain overcurrent indicator for Channel 1 | First-fault detection signal; used in USB compliance testing for port-level current monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent high-side switches | Enables simultaneous, isolated power control of three USB downstream ports with no shared failure mode |
| Internal charge pump | Eliminates need for external boost components; sustains full gate drive down to 2.7 V input for robust low-voltage operation |
| Per-channel OC reporting | OC1–OC3 outputs allow firmware to identify and disable only the faulty port - preserving functionality of remaining ports |
| Dual-threshold thermal protection | 140°C per-channel trip + 160°C global trip prevents cascading faults while maximizing uptime in multi-load systems |
| UL recognition (E169910) | Validates safety compliance for end-equipment certification in commercial and industrial USB applications |
Applications
| USB Host/SPH Hub Power Management | Industrial Peripheral Docking Station |
|---|---|
|
Use Scenario: Desktop PC or monitor with three downstream USB Type-A ports requiring independent power control and overcurrent reporting. IC Role / Device Role / Timing Role: High-side power switch managing VBUS delivery per port; OCx signals feed USB controller for enumeration and fault recovery. Use Value: Enables USB 2.0-compliant hot-plug detection and per-port current limiting up to 500 mA, meeting USB IF specification requirements. |
Use Scenario: Factory-floor docking station powering programmable logic controllers, barcode scanners, and HMI panels via USB-C or legacy connectors. IC Role / Device Role / Timing Role: Centralized power distributor with thermal and short-circuit protection across multiple field devices; ENx inputs synchronized to PLC I/O. Use Value: Prevents single-point failure from affecting all connected peripherals; 135 mΩ RDS(on) ensures <150 mV drop at full load, preserving voltage margin for 3.3 V logic supplies. |
| Embedded System Board-Level Power Sequencing | Medical Device USB Charging Port |
|
Use Scenario: ARM-based medical imaging module requiring controlled power-up sequence for camera sensor, FPGA, and Wi-Fi radio subsystems. IC Role / Device Role / Timing Role: Sequenced enable switch with staggered ENx assertion; OCx feedback used for runtime health monitoring. Use Value: Eliminates need for discrete MOSFETs, level shifters, and current-sense amplifiers - reducing BOM count by ≥7 components per channel. |
Use Scenario: Portable ultrasound device with dual USB charging ports supporting simultaneous battery top-off and data transfer. IC Role / Device Role / Timing Role: Isolated 5 V power switch with UL-listed safety isolation; OCx signals trigger audible alarm on sustained overcurrent. Use Value: Meets IEC 60601-1 creepage/clearance requirements via SOIC-D package; 2-kV HBM ESD rating protects against handling damage during field service. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-channel high-side power switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2043D | Same die, SOIC-D package without tape-and-reel (no R suffix); identical electrical specs and pinout | Manual placement or low-volume prototyping where reel packaging is unnecessary | Select TPS2043D for evaluation boards or small-batch builds; TPS2043DR required for automated SMT production |
| TPS2053DR | Pin-compatible variant with active-high enable logic (EN1/EN2/EN3); otherwise identical RDS(on), current limit, and protection features | Systems using positive-logic enable signals from microcontrollers or CPLDs without inverters | Choose TPS2053DR when existing firmware or logic design assumes high-true enable - avoids adding external inverters |
Compared with TPS2043D and TPS2053DR, the TPS2043DR offers identical performance and protection but is uniquely optimized for high-volume automated assembly via tape-and-reel packaging, while retaining active-low enable compatibility with legacy USB hub designs.
Availability
TPS2043DR is available at Aetrix Electronics and suitable for USB host hubs, industrial docking stations, embedded power sequencing, and medical peripheral charging applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TPS2043DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs and USB interface solutions.
The TPS2043DR belongs to TI's power distribution switch product line, engineered specifically for USB-compliant hot-plug power control, featuring integrated protection, low quiescent current, and industry-standard SOIC packaging for broad design adoption.
FAQ
What is the enable logic polarity of the TPS2043DR?
The TPS2043DR uses active-low enable inputs (EN1, EN2, EN3). Pulling any ENx pin low turns on its corresponding power switch; leaving it high (≥2 V) disables the channel and reduces supply current to ≤20 µA. This matches standard USB hub controller GPIO configurations and eliminates need for external inverters in most designs.
Does the TPS2043DR require external components for basic operation?
No external components are required for core switching functionality. The TPS2043DR integrates a charge pump, current-sense FET, and thermal protection. However, TI recommends a 0.1 µF ceramic capacitor between each INx and GND, and RC filtering on OCx pins if inrush-induced false trips occur - both are application-specific enhancements, not functional prerequisites.
How does the TPS2043DR handle short-circuit conditions?
Upon short circuit, the TPS2043DR enters constant-current mode at ~0.9 A (typical), holding output current steady while reducing output voltage. If thermal dissipation raises junction temperature to ~140°C, the affected channel shuts off independently. OCx asserts low to signal the fault. Recovery is automatic once the fault clears and temperature drops ~20°C.
Is the TPS2043DR compatible with USB 2.0 power delivery requirements?
Yes. The TPS2043DR meets USB 2.0 specifications for bus-powered hubs and self-powered hubs: 500 mA per port, overcurrent reporting via OCx, controlled rise time (2.5 ms typical), and undervoltage lockout. Its 135 mΩ RDS(on) ensures <250 mV drop at full load, preserving VBUS margin for downstream devices.
What is the maximum ambient temperature for continuous operation of the TPS2043DR?
The TPS2043DR is rated for continuous operation from –40°C to +85°C ambient temperature. At 85°C, its RDS(on) rises to 120 mΩ (5 V input), resulting in ≤300 mW conduction loss per channel at 500 mA. Derating is required above 70°C ambient if total power dissipation exceeds 377 mW (per SOIC-D dissipation table).
TPS2043DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 3
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 500mA
- Rds On (Typ):
- 80mOhm
- Input Type:
- Inverting
- Features:
- -
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
TPS2043DR FAQ
1.How can I place an order for TPS2043DR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2043DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2043DR reliable?
The price and inventory of TPS2043DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2043DR is usually 5 days.
3.What payment methods are accepted for TPS2043DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2043DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2043DR?
TPS2043DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2043DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2043DR?
For technical support, including TPS2043DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2043DR requirements.
6.How does Aetrix verify that TPS2043DR is sourced from the original manufacturer or authorized distributors?
All TPS2043DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2043DR meets industry standards.
7.What is the process for return or replacement of TPS2043DR?
All TPS2043DR units undergo pre-shipment inspection (PSI). If there is an issue with TPS2043DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2043DR part is unused and in its original packaging.
Return procedure for TPS2043DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2043DR Tags
-
TPS22919DCKR
Texas Instruments
-
MIC2091-1YM5-TR
Microchip Technology
-
MIC2090-1YM5-TR
Microchip Technology
-
TPS22995RZFR
Texas Instruments
-
TPS22975DSGR
Texas Instruments
-
SIP32510DT-T1-GE3
Vishay Siliconix
-
ULN2003D1013TR
STMicroelectronics
-
MIC2005A-1YM5-TR
Microchip Technology
-
MIC2005A-1YM6-TR
Microchip Technology
-
TPS22916BYFPR
Texas Instruments
-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
