My Inquiry
My Account
Texas Instruments TPS2047AD
- Part No.:
- TPS2047AD
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS2047AD.pdf
- Description:
- IC PWR SWTCH N-CH 1:2/1:1 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,211
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2047AD from Texas Instruments is a triple-channel, current-limited, high-side power-distribution switch with independent enable control per channel, 80-mΩ typical RDS(on), 250 mA continuous per channel, and integrated thermal/overcurrent protection. It operates from 2.7 V to 5.5 V and is used in USB-powered peripherals, portable instrumentation, and multi-rail embedded systems for controlled power sequencing and fault isolation.
For engineers reviewing the TPS2047AD datasheet, TPS2047AD pinout, TPS2047AD application, or TPS2047AD equivalent, this page delivers verified electrical parameters, SOIC-16 package layout, functional block context, real-world use cases, and validated alternative parts - all grounded in TI's SLVS251C datasheet (Jan 2008).
Technical Context
The TPS2047AD integrates three independent N-channel MOSFET high-side switches, each driven by an internal charge pump enabling full enhancement down to 2.7 V input. Each channel features dedicated ENx inputs (active-low for TPS204xA series), separate GNDA/GNDB grounds, and open-drain OCx outputs that assert low on overcurrent or thermal fault.
Its current-limiting mechanism uses a sense FET (not external resistor) to enter constant-current mode at ~0.5 A short-circuit threshold, while dual-threshold thermal protection (trip at ~140°C, hysteresis ~20°C) isolates only the faulty channel - preserving operation of unaffected outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Number of channels | Triple independent power switches (IN1/OUT1/OUT2/OC1/OC2; IN2/OUT3/OC3) |
| Continuous current per channel | 250 mA - supports USB-compliant downstream ports and low-power logic rails |
| RDS(on) (typ, 5 V) | 80 mΩ - limits voltage drop to ≤200 mV at 250 mA, reducing heat and improving efficiency |
| Input voltage range | 2.7 V to 5.5 V - compatible with Li-ion, USB, and regulated 3.3 V/5 V supplies |
| Enable logic polarity | Active-low (TPS2047A series) - direct interface with microcontroller GPIOs without level-shifting |
| Standby supply current | ≤20 µA (all channels disabled) - enables ultra-low-power system sleep states |
| Thermal shutdown threshold | ~140°C junction temperature - protects against sustained overload without PCB-level fusing |
Pinout & Package
TPS2047AD is housed in a 16-pin SOIC (D) package with exposed pad (not thermally enhanced per datasheet), 1.27 mm pitch, and standard JEDEC MS-012AC footprint. Pin numbering follows top-view orientation with pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GNDA (Pin 1) | Ground reference | Return path for IN1, OUT1, OUT2, OC1, OC2 - must be routed separately from GNDB for noise isolation |
| IN1 (Pin 2) | Power input | Main supply for first two channels (OUT1/OUT2); accepts 2.7–5.5 V |
| EN1 (Pin 3) | Enable input | Active-low control for IN1→OUT1 path; TTL/CMOS-compatible |
| EN2 (Pin 4) | Enable input | Active-low control for IN1→OUT2 path; independent of EN1 |
| GNDB (Pin 5) | Ground reference | Return path for IN2, OUT3, OC3 - separates second channel ground to prevent crosstalk |
| IN2 (Pin 6) | Power input | Independent supply rail for third channel (OUT3); enables dual-input power domain management |
| EN3 (Pin 7) | Enable input | Active-low control for IN2→OUT3 path; fully isolated from IN1-domain controls |
| NC (Pins 8,9,10) | No connection | Unbonded die pads - must remain unconnected and unstubbed on PCB |
| OC1 (Pin 16) | Open-drain output | Asserts low on overcurrent/thermal fault for OUT1; requires external pull-up (e.g., 10 kΩ to 3.3 V) |
| OUT1 (Pin 15) | Switched output | High-side switched output for channel 1; connects to load after current limiting |
| OUT2 (Pin 14) | Switched output | High-side switched output for channel 2; shares IN1 but has independent EN2/OC2 |
| OC2 (Pin 13) | Open-drain output | Asserts low on fault for OUT2; electrically isolated from OC1/OC3 signals |
| OC3 (Pin 12) | Open-drain output | Asserts low on fault for OUT3; provides per-channel fault visibility in multi-load systems |
| OUT3 (Pin 11) | Switched output | High-side output for channel 3, powered from IN2 - enables independent rail control |
Key Features
| Feature | Design Value |
|---|---|
| Independent thermal shutdown per channel | Prevents single-point failure: only the overloaded channel shuts down, maintaining power to other loads |
| Charge-pump gate drive | Enables full N-MOSFET enhancement from 2.7 V input - eliminates need for external boost circuitry |
| 2.5-ms typical rise time (CL = 1 µF) | Controls inrush current into large capacitive loads (e.g., USB devices), reducing EMI and input rail droop |
| Undervoltage lockout (~2 V) | Blocks switching below safe operating voltage, preventing erratic behavior during brownout or startup |
| ESD protection (2 kV HBM) | Reduces need for external TVS diodes in handheld or field-deployable equipment interfaces |
Applications
| USB Hub Power Management | Multi-Rail Embedded System |
|---|---|
|
Use Scenario: Distributing clean, individually controllable 5 V power to four downstream USB ports in a self-powered hub. IC Role / Device Role / Timing Role: Triple-channel high-side switch providing per-port enable/disable, current limiting, and fault reporting via OC1–OC3. Use Value: Enables hot-plug detection and automatic port disable on short circuit - meets USB 2.0 power delivery requirements without external current-sense resistors. |
Use Scenario: Sequencing power to FPGA I/O banks (1.8 V), core logic (1.2 V), and peripheral interfaces (3.3 V) from shared 5 V input. IC Role / Device Role / Timing Role: Three independent switches isolate and sequence rail activation using staggered ENx timing. Use Value: Prevents inrush-induced voltage collapse on shared input; OCx signals feed FPGA GPIOs for real-time rail health monitoring. |
| Portable Medical Sensor Node | Industrial Control I/O Module |
|
Use Scenario: Powering optical, temperature, and accelerometer sensors in battery-operated wearable diagnostics gear. IC Role / Device Role / Timing Role: High-side switch enabling software-controlled sensor activation and fault-aware shutdown. Use Value: 20 µA standby current extends battery life; 250 mA per channel supports active sensor biasing without thermal derating. |
Use Scenario: Delivering isolated 24 V DC power to multiple field actuators (solenoids, relays) with individual fault feedback. IC Role / Device Role / Timing Role: Used with external 24 V → 5 V DC/DC to manage low-voltage control logic power domains. Use Value: OCx outputs interface directly with PLC input modules for deterministic fault logging - no additional optocouplers required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side power-switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2057AD | Same pinout and package, but active-high enable inputs (ENx logic inverted vs. TPS2047AD) | Requires inverted control signal timing; unsuitable where firmware relies on active-low assertion | Select when MCU GPIOs are reserved or when active-high logic simplifies system-level state machines |
| TPS2048AD | Quad-channel version (4 switches) in same SOIC-16 package; adds fourth OUT4/OC4 pair and EN4 | Supports one additional load; occupies identical board area but increases BOM cost if only three channels needed | Choose when future expansion or fourth load (e.g., auxiliary indicator LED) is planned - avoids redesign |
Compared with TPS2057AD and TPS2048AD, the TPS2047AD offers optimal channel count and active-low enable compatibility for systems requiring precise, low-overhead per-port control without logic inversion or unused channels.
Availability
TPS2047AD is available at Aetrix Electronics and suitable for USB peripheral design, portable medical instrumentation, and industrial I/O module development requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS2047AD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, precision, and energy efficiency.
The TPS204xA family was designed specifically for robust, current-limited power distribution in USB, docking stations, and multi-load embedded systems - prioritizing fault resilience, low quiescent current, and seamless integration with microcontroller GPIOs.
FAQ
What is the maximum continuous current per channel for the TPS2047AD?
The TPS2047AD supports 250 mA continuous current per channel under recommended operating conditions (TA ≤ 85°C, VIN = 2.7–5.5 V). This rating is maintained across all three channels simultaneously when thermal design allows - peak short-circuit current is ~0.5 A before current limiting engages. The device enters constant-current mode rather than shutting down immediately, preserving system uptime during transient overloads.
Does the TPS2047AD require external components for basic operation?
Yes - the TPS2047AD requires at minimum a 0.1-µF ceramic bypass capacitor between INx and GND (per input rail), and pull-up resistors (e.g., 10 kΩ) on each OCx output. For heavy capacitive loads (>100 µF), a bulk electrolytic capacitor (e.g., 22–220 µF) on each OUTx is recommended to suppress inrush transients. No external charge pump or gate driver components are needed - the internal charge pump operates autonomously from 2.7 V.
How does thermal protection work on the TPS2047AD?
The TPS2047AD implements per-channel thermal sensing with a trip point near 140°C junction temperature. When triggered, only the affected channel shuts off - adjacent channels remain operational. Recovery is automatic after ~20°C cooldown (hysteresis). This selective shutdown prevents cascading failures in multi-load systems. The OCx pin asserts low during both overcurrent and thermal events, requiring external logic or MCU polling to distinguish root cause.
Can the TPS2047AD be used with 3.3 V logic control signals?
Yes - the ENx inputs are CMOS- and TTL-compatible, accepting logic-high thresholds as low as 2.0 V (min) and logic-low thresholds up to 0.4 V (max) across the full 2.7–5.5 V input range. A 3.3 V microcontroller GPIO can directly drive EN1–EN3 without level shifting. Note: ENx is active-low for the TPS2047AD, so a 3.3 V signal disables the channel, and 0 V enables it.
What is the purpose of separate GNDA and GNDB pins on the TPS2047AD?
GNDA (Pin 1) serves as the return path for the IN1 domain (OUT1, OUT2, OC1, OC2), while GNDB (Pin 5) returns the IN2 domain (OUT3, OC3). This separation minimizes ground-bounce coupling and noise injection between the two independent power domains - critical when driving mixed-signal loads (e.g., analog sensors on OUT3, digital peripherals on OUT1/OUT2). Routing GNDA and GNDB to separate PCB ground planes or star points improves EMC performance.
TPS2047AD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Type:
- General Purpose
- Number of Outputs:
- 3
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 250mA
- Rds On (Typ):
- 80mOhm
- Input Type:
- Inverting
- Features:
- -
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, UVLO
- Operating Temperature:
- 0°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
TPS2047AD FAQ
1.How can I place an order for TPS2047AD through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2047AD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2047AD reliable?
The price and inventory of TPS2047AD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2047AD is usually 5 days.
3.What payment methods are accepted for TPS2047AD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2047AD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2047AD?
TPS2047AD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2047AD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2047AD?
For technical support, including TPS2047AD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2047AD requirements.
6.How does Aetrix verify that TPS2047AD is sourced from the original manufacturer or authorized distributors?
All TPS2047AD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2047AD meets industry standards.
7.What is the process for return or replacement of TPS2047AD?
All TPS2047AD units undergo pre-shipment inspection (PSI). If there is an issue with TPS2047AD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2047AD part is unused and in its original packaging.
Return procedure for TPS2047AD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2047AD Tags
-
TPS22919DCKR
Texas Instruments
-
MIC2091-1YM5-TR
Microchip Technology
-
MIC2090-1YM5-TR
Microchip Technology
-
TPS22995RZFR
Texas Instruments
-
TPS22975DSGR
Texas Instruments
-
SIP32510DT-T1-GE3
Vishay Siliconix
-
ULN2003D1013TR
STMicroelectronics
-
MIC2005A-1YM5-TR
Microchip Technology
-
MIC2005A-1YM6-TR
Microchip Technology
-
TPS22916BYFPR
Texas Instruments
-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
