Texas Instruments TPS2055PG4
- Part No.:
- TPS2055PG4
- Manufacturer:
- Texas Instruments
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
TPS2055PG4.pdf
- Description:
- IC PWR SWITCH N-CHANNEL 1:1 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2055PG4 from Texas Instruments is a current-limited, high-side N-channel MOSFET power-distribution switch with active-high enable logic, 135-mΩ typical on-resistance at 5 V, 250 mA continuous output current, and integrated thermal/short-circuit protection for USB port power management in bus-powered hubs and peripherals.
For engineers reviewing the TPS2055PG4 datasheet, TPS2055PG4 pinout, TPS2055PG4 application, or TPS2055PG4 equivalent, key selection criteria include its 2.7–5.5 V input range, 0.44 A current-limit threshold, 2.5-ms typical rise time, undervoltage lockout (~2 V), and open-drain overcurrent (OC) flag for fault reporting in hot-plug systems.
Technical Context
The TPS2055PG4 implements an internal charge pump to drive the high-side N-MOSFET gate above the source, enabling full enhancement down to 2.7 V input while maintaining low rDS(on). Its driver circuit controls slew rate to limit EMI and inrush surges during switching.
Current limiting operates via a sense FET that triggers constant-current mode when load exceeds ~0.44 A; thermal shutdown activates at ~140°C junction temperature with ~20°C hysteresis. The OC pin asserts low during overcurrent or overtemperature events and remains latched until fault removal.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports USB 5 V and low-voltage embedded rails without external regulation |
| Continuous Output Current | 250 mA - maximum steady-state load before thermal derating begins |
| Current Limit Threshold | 0.44 A (typ) at 25°C - clamps short-circuit current to prevent damage and meet USB inrush limits |
| rDS(on) | 135 mΩ max at 5 V, 125°C - determines voltage drop (≤112 mV @ 0.25 A) and power loss (≤16 mW) |
| Rise Time | 2.5 ms typ (5.5 V, 1 µF, 20 Ω) - controls inrush dv/dt to comply with USB hot-plug requirements |
| Standby Supply Current | 10 µA max - enables ultra-low quiescent power in disabled state for battery-sensitive designs |
| Operating Ambient Range | –40°C to +85°C - qualified for industrial and computing environments |
Pinout & Package
TPS2055PG4 is housed in an 8-pin PDIP (Plastic Dual-In-Line Package) with through-hole mounting and standard 0.3-inch body width.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference | Primary return path for power switch, charge pump, and logic circuits; must be low-impedance |
| IN (Pins 2, 3) | Power input | Dual-source input pins reduce trace resistance and IR drop; accepts 2.7–5.5 V supply |
| EN (Pin 4) | Enable input | Active-high TTL/CMOS-compatible control; high = ON, low = OFF with <10 µA standby current |
| OC (Pin 5) | Overcurrent flag | Open-drain output asserted low during current-limit or thermal fault; requires external pull-up |
| OUT (Pins 6, 7, 8) | Power-switch output | Three parallel output pins minimize conduction loss and thermal stress under 250 mA load |
Key Features
| Feature | Design Value |
|---|---|
| Integrated charge pump | Enables full N-MOSFET enhancement from 2.7 V input-no external components required |
| Controlled rise/fall times | 2.5 ms rise / 4.4 ms fall (5.5 V) - suppresses EMI and meets USB inrush current limits |
| Bidirectional blocking | Prevents reverse current flow from OUT to IN - protects upstream supply during hot-swap |
| Thermal shutdown with hysteresis | Shuts off at ~140°C junction; auto-restarts after ~20°C cooldown - avoids latch-up during transient overload |
| Undervoltage lockout (UVLO) | Disables switch below ~2 V - ensures clean power-up sequencing and prevents erratic behavior |
Applications
| USB Bus-Powered Hub | High-Power Bus-Powered Peripheral |
|---|---|
|
Use Scenario: Power distribution to four downstream USB ports in a self-contained hub with embedded controller. IC Role / Device Role / Timing Role: High-side power switch per port, enabling/disabling VBUS with controlled ramp and overcurrent monitoring. Use Value: Meets USB rev 1.1 inrush requirement (<44 Ω + 10 µF) and provides per-port OC fault isolation without external current-sense resistors. |
Use Scenario: Hot-pluggable digital camera or external HDD drawing up to 500 mA after enumeration. IC Role / Device Role / Timing Role: Primary VBUS switch with current limiting and OC reporting to host controller during plug-in. Use Value: Limits peak inrush to safe levels using 2.5-ms rise time and holds output current at 0.44 A during short, preventing host port shutdown. |
| Notebook USB Expansion Dock | Industrial Hot-Swap I/O Module |
|
Use Scenario: Add-on dock providing USB, audio, and Ethernet connectivity to ultrabooks with strict power budgeting. IC Role / Device Role / Timing Role: Independent power rail switch for USB subsystem, coordinated with system enable logic. Use Value: Enables software-controlled port disable for power savings and isolates faults without affecting other dock functions. |
Use Scenario: Field-replaceable I/O module in programmable logic controller (PLC) chassis supporting live insertion. IC Role / Device Role / Timing Role: Protected 5 V distribution switch for sensor/actuator interface banks with fault logging capability. Use Value: OC signal feeds PLC diagnostics; thermal protection prevents field failure during sustained overload or wiring faults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side power-switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2055D | Same silicon, SOIC-8 package (surface-mount); identical electrical specs and timing | Requires PCB rework for SMT assembly; better thermal performance in compact layouts | Select for automated manufacturing or space-constrained designs where through-hole is not required |
| AP2152H-AGN-7 | Active-high enable, 2.7–5.5 V, 0.5 A current limit, but no OC flag output; 120 mΩ rDS(on) | Lacks fault reporting - unsuitable where host-level OC detection is mandatory (e.g., USB compliance) | Choose only if OC signaling is omitted from system architecture and higher current headroom is needed |
Compared with TPS2055PG4, TPS2055D offers identical functionality in a smaller footprint but requires SMT placement, while AP2152H-AGN-7 trades away critical fault visibility for lower on-resistance and higher current limit-making it viable only in non-USB or simplified diagnostic systems.
Availability
TPS2055PG4 is available at Aetrix Electronics and suitable for USB bus-powered hubs, high-power peripherals, notebook expansion docks, industrial hot-swap modules, and embedded power-management systems requiring stable component supply across extended product lifecycles.
Supply support for TPS2055PG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in USB-compliant interface solutions and robust industrial-grade components.
The TPS20xx family was designed specifically for USB power distribution-delivering integrated current limiting, thermal protection, and controlled switching to simplify compliance with USB 1.1 hot-plug requirements in hubs and peripherals.
FAQ
What is the enable logic polarity of the TPS2055PG4?
The TPS2055PG4 features active-high enable logic: the power switch turns ON when EN (Pin 4) is driven high (≥2 V), and turns OFF when EN is pulled low (≤0.4 V at 2.7–4.5 V input). This differs from the TPS2045PG4, which uses active-low enable. The TPS2055PG4's EN input is compatible with both TTL and CMOS logic families across its full 2.7–5.5 V operating range.
Does the TPS2055PG4 provide reverse-current blocking?
Yes, the TPS2055PG4 implements bidirectional blocking: when disabled, it prevents current flow from OUT to IN as well as IN to OUT. This is achieved by the high-side N-MOSFET configuration combined with internal gate control, ensuring no backfeed occurs during hot-swap events or when downstream loads remain powered. This feature protects upstream supplies and meets USB specification requirements for port isolation.
How does the overcurrent (OC) pin behave during a short circuit?
During a short circuit, the TPS2055PG4's OC pin goes low (active) within microseconds and remains latched low as long as the overcurrent condition persists. It stays asserted even after the device enters thermal shutdown. The OC pin only returns high-Z (requiring external pull-up) once the fault is removed and the device recovers-either thermally or after current drops below the trip threshold. This allows reliable host-level fault detection without polling.
Can the TPS2055PG4 operate from a 3.3-V input supply?
Yes, the TPS2055PG4 operates fully across 2.7 V to 5.5 V, including 3.3 V. At 3.3 V input and 25°C, its typical rDS(on) is 105 mΩ, resulting in ≤26 mV dropout at 250 mA. The internal charge pump ensures proper gate drive, and rise time extends to ~3 ms-still compliant with USB inrush limits. All specifications, including current limit (0.44 A) and UVLO (~2 V), remain valid at 3.3 V.
What is the thermal shutdown recovery behavior of the TPS2055PG4?
The TPS2055PG4 shuts down when junction temperature reaches ~140°C and automatically recovers once cooled by ~20°C (to ~120°C). During sustained overload, it cycles ON/OFF-delivering brief current pulses while limiting average power dissipation. This hiccup-mode operation prevents permanent damage and allows continued fault indication via the OC pin. Recovery is fully autonomous; no reset or enable toggling is required.
TPS2055PG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 250mA
- Rds On (Typ):
- 80mOhm
- Input Type:
- Non-Inverting
- Features:
- -
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
TPS2055PG4 FAQ
1.How can I place an order for TPS2055PG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2055PG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2055PG4 reliable?
The price and inventory of TPS2055PG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2055PG4 is usually 5 days.
3.What payment methods are accepted for TPS2055PG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2055PG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2055PG4?
TPS2055PG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2055PG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2055PG4?
For technical support, including TPS2055PG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2055PG4 requirements.
6.How does Aetrix verify that TPS2055PG4 is sourced from the original manufacturer or authorized distributors?
All TPS2055PG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2055PG4 meets industry standards.
7.What is the process for return or replacement of TPS2055PG4?
All TPS2055PG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS2055PG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2055PG4 part is unused and in its original packaging.
Return procedure for TPS2055PG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2055PG4 Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

