Texas Instruments TPS2056P
- Part No.:
- TPS2056P
- Manufacturer:
- Texas Instruments
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
TPS2056P.pdf
- Description:
- IC SUPERVISOR PWR SUP SUPPORT
- Quantity:
- Payment:

- Shipping:

Inventory:13,600
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2056P from Texas Instruments is a dual-channel, active-high enable, current-limited high-side power-distribution switch featuring two 135-mΩ N-channel MOSFETs, 250 mA continuous per channel, 0.44 A short-circuit current limit, and operation from 2.7 V to 5.5 V - designed for USB peripheral power control in hot-plug applications such as keyboards, scanners, and bus-powered hubs.
For engineers reviewing the TPS2056P datasheet, TPS2056P pinout, TPS2056P application, or TPS2056P equivalent, key selection criteria include enable polarity (active-high), thermal shutdown behavior at ~140°C, open-drain overcurrent flag outputs (OC1/OC2), and SOIC/PDIP package compatibility with legacy USB power management designs.
Technical Context
The TPS2056P integrates dual independent high-side switches with internal charge-pump gate drive enabling full operation down to 2.7 V input while maintaining controlled 2.5-ms typical rise time and 4.4-ms fall time. Each channel features dedicated overcurrent sensing via sense-FET architecture and independent thermal trip circuitry with dual-threshold protection (140°C primary, 160°C secondary).
Its logic-level enable inputs are TTL/CMOS-compatible, and undervoltage lockout (UVLO) disables switching below ~2 V to prevent erratic behavior during power ramp-up. The device implements bidirectional current limiting - sustaining constant output current under overload while reducing output voltage - and supports automatic thermal recovery with ~20°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous Current per Channel | 250 mA - supports standard USB low-power function loads without external heatsinking in PDIP package |
| Short-Circuit Current Limit | 0.44 A typical at 25°C - defines safe fault current ceiling before thermal shutdown engages |
| On-Resistance (rDS(on)) | 135 mΩ max at 5 V, 125°C - determines I²R loss and voltage drop (≤110 mV at 250 mA) |
| Enable Polarity | Active-high - EN1/EN2 high enables respective OUT1/OUT2, simplifying interface with USB host controllers |
| Rise/Fall Time | 2.5 ms / 4.4 ms typical (5.5 V, 1 µF load) - limits inrush di/dt and EMI during hot-insertion events |
| Supply Current (Disabled) | 10 µA max - enables ultra-low quiescent power in standby mode for battery-backed systems |
| Operating Voltage Range | 2.7 V to 5.5 V - covers full USB specification range including degraded 3.3-V and nominal 5-V rails |
Pinout & Package
TPS2056P is supplied in an 8-pin plastic dual-in-line package (PDIP) with 0.3-inch body width and through-hole mounting. Pin spacing is 0.1 inch; lead finish is matte tin.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Power ground reference | Common return path for internal charge pump, driver, and thermal sensing circuits |
| IN (Pin 2) | Main power input | Supplies both channels; must be bypassed with 0.01–0.1 µF ceramic capacitor near pin |
| EN1 (Pin 3) | Channel 1 enable input | Active-high logic signal controlling IN→OUT1 path; compatible with 3.3 V/5 V CMOS/TTL |
| EN2 (Pin 4) | Channel 2 enable input | Active-high logic signal controlling IN→OUT2 path; electrically isolated from EN1 |
| OC1 (Pin 8) | Channel 1 overcurrent flag | Open-drain output pulled low during overcurrent or overtemperature on OUT1 |
| OUT1 (Pin 7) | Channel 1 switched output | High-side power output capable of sourcing up to 250 mA with <135 mΩ on-resistance |
| OUT2 (Pin 6) | Channel 2 switched output | High-side power output identical in rating and behavior to OUT1 |
| OC2 (Pin 5) | Channel 2 overcurrent flag | Open-drain output pulled low during overcurrent or overtemperature on OUT2 |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent high-side switches | Enables isolated power control for two USB downstream ports or peripherals without shared fault propagation |
| Internal charge-pump gate drive | Eliminates need for external boost components and supports full functionality down to 2.7 V input |
| Independent thermal shutdown with hysteresis | Shuts off only the faulted channel at ~140°C, preserving operation of healthy channel until die cools ~20°C |
| Open-drain overcurrent flags (OC1/OC2) | Allows wired-OR connection to single interrupt line on host controller for consolidated fault monitoring |
| Undervoltage lockout (UVLO) | Prevents switch turn-on until input reaches ≥2 V, ensuring clean power sequencing in hot-plug scenarios |
Applications
| USB Bus-Powered Hub | Hot-Pluggable Peripheral |
|---|---|
Use Scenario: A bus-powered USB hub draws power from upstream port and distributes regulated 5 V to four downstream ports while managing inrush during plug-in. IC Role / Device Role / Timing Role: TPS2056P acts as dual-channel power switch controlling VBUS delivery to two groups of downstream ports, with OC1/OC2 signaling faults to hub controller. Use Value: Limits inrush current to ≤0.44 A per channel and isolates shorted ports without disabling entire hub - meeting USB 2.0 power budget and hot-plug robustness requirements. | Use Scenario: A portable barcode scanner connects to host PC via USB and requires controlled 5-V power delivery with surge immunity during cable insertion. IC Role / Device Role / Timing Role: TPS2056P serves as high-side power switch between host VBUS and scanner's internal LDO, with EN1 activated post-enumeration. Use Value: Prevents >250 mA steady-state draw from violating USB unit-load rules and suppresses EMI via 2.5-ms controlled rise time during hot-plug events. |
| Self-Powered USB Device | Industrial Control Interface |
Use Scenario: A self-powered USB audio interface uses external 5-V supply but must gate power to optional accessories (e.g., LED indicators, external mic bias) based on host command. IC Role / Device Role / Timing Role: TPS2056P provides two independently enabled 5-V power rails - one for LEDs, one for mic bias - each monitored via OCx for fault detection. Use Value: Enables software-controllable power domains with hardware-level overcurrent protection, eliminating need for discrete FETs and current-sense resistors. | Use Scenario: An industrial USB-to-RS485 converter operates in harsh environments where accidental short circuits on field wiring must not disrupt host communication. IC Role / Device Role / Timing Role: TPS2056P isolates 5-V USB power from RS485 transceiver's VCC rail, with OC2 connected to microcontroller GPIO for real-time fault logging. Use Value: Sustains 250 mA continuous load while surviving repeated short-circuits on field wiring - preventing system reset and enabling graceful degradation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel high-side power switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2046P | Identical specs except active-low enable (EN1/EN2 low = ON); same pinout and package | Requires inverted logic drive; suitable when host controller outputs active-low enable signals | Select TPS2046P only if existing firmware/hardware already uses active-low control; otherwise TPS2056P avoids level-shifting. |
| TPD3S014PWP | Single-channel, integrated USB data-line ESD protection + 5-V switch; 500 mA limit; no OC flag | Designed for USB 2.0 data+power protection; lacks dual-channel independence and fault reporting | Choose TPD3S014PWP only when ESD protection on D+/D− is required alongside power switching; not a functional substitute for dual independent switching. |
Compared with TPS2046P and TPD3S014PWP, the TPS2056P uniquely delivers dual active-high enables with independent OC flags and thermal shutdown - making it the only option among the three that supports coordinated, logic-aligned power control and fault diagnostics across two USB downstream paths without external support circuitry.
Availability
TPS2056P is available at Aetrix Electronics and suitable for USB peripheral design, industrial interface modules, and embedded hot-plug power management requiring stable component supply, long-term lifecycle support, and through-hole manufacturability.
Supply support for TPS2056P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The TPS20xx family was engineered specifically for USB-compliant power distribution - emphasizing controlled inrush, fault isolation, and compatibility with legacy 5-V and emerging 3.3-V system rails in desktop, portable, and peripheral equipment.
FAQ
What is the enable polarity of the TPS2056P?
The TPS2056P features active-high enable inputs: EN1 and EN2 must be driven high (≥2 V) to turn on their respective output channels (OUT1 and OUT2). This differs from the TPS2046P, which uses active-low enables. The TPS2056P's logic alignment simplifies direct interfacing with most microcontrollers and USB host controllers that assert high-enable signals after enumeration.
Does the TPS2056P provide overcurrent fault indication?
Yes, the TPS2056P provides two open-drain overcurrent flag outputs - OC1 and OC2 - that go low during overcurrent or overtemperature conditions on their respective channels. These outputs can be externally pulled up to any logic-compatible voltage (e.g., 3.3 V or 5 V) and wired together for shared interrupt signaling. The TPS2056P does not auto-retry after fault clearance; the enable signal must be cycled to restore output.
What is the maximum continuous output current per channel for the TPS2056P?
The TPS2056P supports 250 mA continuous output current per channel under recommended operating conditions (TA ≤ 85°C, adequate PCB copper, no sustained short). This rating assumes use of the PDIP package with its 106°C/W junction-to-ambient thermal resistance. At higher ambient temperatures or with heavier loads, thermal limiting may engage before reaching 250 mA - always verify junction temperature using PD = I² × rDS(on) and TJ = PD × RθJA + TA.
Can the TPS2056P operate from a 3.3-V supply?
Yes, the TPS2056P operates from 2.7 V to 5.5 V, fully supporting 3.3-V input rails. At 3.3 V, its typical rDS(on) increases to 105 mΩ (25°C), resulting in ~26 mV dropout at 250 mA. The internal charge pump ensures reliable gate drive even at minimum input, and enable thresholds remain valid (VIH ≥ 2 V, VIL ≤ 0.4 V at 2.7–4.5 V). This makes the TPS2056P suitable for mixed-voltage USB systems and low-power embedded designs.
How does thermal protection work on the TPS2056P?
The TPS2056P implements dual-threshold thermal protection: at ~140°C, only the overloaded channel shuts off while the other remains operational; if die temperature reaches ~160°C, both channels disable. After shutdown, automatic recovery occurs once junction temperature falls ~20°C below trip point. This staged response preserves system functionality during transient overloads and prevents cascading failures - a critical feature for multi-port USB hubs and industrial interfaces where single-point faults must be contained.
TPS2056P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Series:
- *
- Packaging:
- Bulk
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 2
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 250mA
- Rds On (Typ):
- 80mOhm
- Input Type:
- Non-Inverting
- Features:
- -
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
TPS2056P FAQ
1.How can I place an order for TPS2056P through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2056P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2056P reliable?
The price and inventory of TPS2056P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2056P is usually 5 days.
3.What payment methods are accepted for TPS2056P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2056P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2056P?
TPS2056P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2056P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2056P?
For technical support, including TPS2056P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2056P requirements.
6.How does Aetrix verify that TPS2056P is sourced from the original manufacturer or authorized distributors?
All TPS2056P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2056P meets industry standards.
7.What is the process for return or replacement of TPS2056P?
All TPS2056P units undergo pre-shipment inspection (PSI). If there is an issue with TPS2056P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2056P part is unused and in its original packaging.
Return procedure for TPS2056P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2056P Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

