Texas Instruments TPS2060DGNR
- Part No.:
- TPS2060DGNR
- Manufacturer:
- Texas Instruments
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS2060DGNR.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:2 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,307
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2060DGNR from Texas Instruments is a dual-channel, current-limited, high-side power-distribution switch featuring two 70-mΩ N-channel MOSFETs, 1.5-A continuous output current per channel, active-low enable inputs (EN1/EN2), and open-drain overcurrent fault reporting (OC1/OC2). It operates from 2.7 V to 5.5 V and delivers controlled 0.6-ms rise time for inrush current limiting in USB host and hot-plug applications.
For engineers reviewing the TPS2060DGNR datasheet, TPS2060DGNR pinout, TPS2060DGNR application, or TPS2060DGNR equivalent, key selection criteria include dual-channel independent enable control, thermal + short-circuit protection with deglitched OC outputs, reverse current blocking, and DGN-8 package compatibility with PowerPad grounding for UL/CB-certified designs.
Technical Context
The TPS2060DGNR integrates two independent high-side N-channel MOSFET switches with internal charge-pump gate drive enabling operation down to 2.7 V input while maintaining fast, controlled switching (0.6-ms typical rise time). Each channel features dedicated logic-level enable (active low) and open-drain overcurrent flag (OCx), with no shared enable or fault reporting lines.
Protection architecture includes accurate current limiting (1.6 A min / 2.6 A max trip threshold), undervoltage lockout (2.0–2.5 V activation with 75 mV hysteresis), and thermal shutdown at ~135°C with 10°C hysteresis. Fault reporting is deglitched for 4–15 ms to suppress false OC assertions during capacitive load turn-on.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 2.7 V to 5.5 V - supports USB 5-V and low-voltage embedded rails without external regulation |
| Continuous output current | 1.5 A per channel - sufficient for dual USB downstream ports or independent peripheral power domains |
| rDS(on) | 70 mΩ typical at 5 V - limits conduction loss to <115 mW at 1.5 A, enabling compact thermal design |
| Rise time (tr) | 0.6 ms typical - soft-starts heavy capacitive loads to prevent input rail droop and EMI |
| Overcurrent trip threshold | 1.6 A min / 2.6 A max - ensures reliable short-circuit detection while tolerating brief inrush peaks |
| Standby supply current | 1 μA max - enables always-on system monitoring without battery drain penalty |
| Operating temperature | 0°C to 70°C - qualified for commercial-grade industrial and computing applications |
Pinout & Package
DGN-8 package (MSOP-8 with exposed PowerPad); 3 mm × 3 mm body, 0.65 mm pitch; PowerPad must be soldered to PCB ground plane for thermal performance and CB certification compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference | Primary return path for power and logic; connects to PowerPad for thermal dissipation |
| IN (Pin 2) | Power input | Common input rail for both channels; accepts 2.7–5.5 V with UVLO protection |
| EN1 (Pin 3) | Channel 1 enable | Active-low logic input; controls OUT1 independently of OUT2 |
| EN2 (Pin 4) | Channel 2 enable | Active-low logic input; enables/disables OUT2 without affecting OUT1 |
| OC1 (Pin 8) | Channel 1 fault flag | Open-drain output asserted low during overcurrent or thermal shutdown on OUT1 |
| OUT1 (Pin 7) | Channel 1 output | High-side switched output; provides reverse-current blocking when disabled |
| OUT2 (Pin 6) | Channel 2 output | High-side switched output; electrically isolated from OUT1 with independent current limiting |
| OC2 (Pin 5) | Channel 2 fault flag | Open-drain output asserted low during overcurrent or thermal shutdown on OUT2 |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent high-side switches | Enables isolated power control for two USB ports or separate subsystems without cross-talk |
| Accurate current limiting | 1.6–2.6 A trip range ensures robust short-circuit protection while avoiding nuisance trips on 100–500 mA USB loads |
| Deglitched OC outputs | 4–15 ms fault debounce eliminates false reporting during hot-plug insertion transients |
| Reverse current blocking | Prevents backflow from powered peripherals into main supply when switch is off - critical for USB OTG and modular systems |
| UL Listed & CB Certified | Meets safety standards E169910 (UL) and CB Scheme - simplifies end-equipment regulatory approval |
Applications
| USB Host / Self-Powered Hub | Hot-Plug Module Insertion |
|---|---|
Use Scenario: Powering multiple downstream USB 2.0 ports from a desktop PC or monitor hub controller. IC Role / Device Role / Timing Role: Dual-channel high-side switch providing independent 5-V VBUS distribution with per-port current limiting and OC reporting. Use Value: Meets USB specification requirements for current limiting, overcurrent reporting, and inrush control - eliminates need for discrete FETs and sense resistors. | Use Scenario: Safely inserting expansion cards or daughterboards into live backplanes in telecom or industrial controllers. IC Role / Device Role / Timing Role: Controlled power ramp generator using 0.6-ms rise time to limit surge current during connector mating. Use Value: Prevents system rail collapse and contact arcing; UVLO ensures automatic reset after removal and clean reinsertion. |
| Bus-Powered Peripheral | Industrial I/O Power Domain Isolation |
Use Scenario: Enabling high-power bus-powered devices (e.g., motorized USB cameras) requiring >100 mA at startup. IC Role / Device Role / Timing Role: Inrush-limited power switch allowing safe enumeration before full load engagement. Use Value: Supports 500 mA peak draw post-enumeration while complying with USB's <100 mA power-up requirement via controlled ramp. | Use Scenario: Isolating sensor or actuator power domains in programmable logic controllers to prevent fault propagation. IC Role / Device Role / Timing Role: Dual independent power gate with thermal + overcurrent protection per domain. Use Value: Enables selective shutdown of failed subsystems without disrupting core controller operation - improves system MTBF. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel power-switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2064DGNR | Same dual-channel architecture but with active-high EN1/EN2 inputs | Requires inverted enable logic; otherwise identical pinout, specs, and protection features | Select when system MCU GPIOs drive enables high-active or when consolidating with TPS2064-based designs |
| TPS2051BDGNR | Single-channel, 1.5-A switch in same DGN-8 package; lacks second channel and OC2 | Not suitable for dual-load applications; requires two units for equivalent functionality | Choose only if single-channel operation suffices and board space allows duplication |
Compared with TPS2060DGNR, TPS2064DGNR offers identical performance with reversed enable polarity-ideal for logic-compatible upgrades-while TPS2051BDGNR reduces channel count and fault reporting capability, increasing component count and BOM complexity for dual-load use cases.
Availability
TPS2060DGNR is available at Aetrix Electronics and suitable for USB host designs, hot-plug module interfaces, bus-powered peripherals, and industrial I/O power domain isolation requiring stable component supply and long-term production support.
Supply support for TPS2060DGNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The TPS206x family was designed specifically for USB-compliant power distribution and hot-plug applications, emphasizing accurate current limiting, fault reporting integrity, and robust thermal protection in space-constrained packages.
FAQ
What is the enable logic polarity for TPS2060DGNR?
The TPS2060DGNR uses active-low enable inputs: EN1 and EN2 must be pulled low to turn on OUT1 and OUT2 respectively. This differs from the TPS2064DGNR, which uses active-high enables. The datasheet confirms EN1/EN2 are labeled "I" (input) with "logic low turns on" behavior in the Pin Functions table for TPS2060.
Does TPS2060DGNR support reverse current blocking?
Yes, TPS2060DGNR provides inherent reverse current blocking when disabled. Its high-side N-channel MOSFET architecture prevents backflow from OUT to IN, a critical feature for USB OTG and modular systems where peripherals may remain powered while upstream supply is removed.
What is the purpose of the PowerPad in the DGN-8 package of TPS2060DGNR?
The PowerPad in the TPS2060DGNR's DGN-8 package serves dual functions: it provides primary thermal dissipation (reducing θJA to 137°C/W) and must be soldered to the PCB ground plane to meet UL E169910 and CB certification requirements. TI's SLMA002 application note specifies via placement and copper area guidelines.
How does the overcurrent (OC) output behave during thermal shutdown in TPS2060DGNR?
In TPS2060DGNR, the OC1 and OC2 outputs are asserted low during both overcurrent events and thermal shutdown conditions. The deglitch circuit applies only to overcurrent detection (4–15 ms timeout); thermal faults assert OC immediately without deglitching, ensuring rapid system-level fault response.
Can TPS2060DGNR operate from a 3.3-V supply?
Yes, TPS2060DGNR supports input voltages from 2.7 V to 5.5 V. At 3.3 V, its rDS(on) increases to 75–125 mΩ (vs. 70–115 mΩ at 5 V), resulting in higher conduction loss-but continuous 1.5-A operation remains valid per Recommended Operating Conditions. Rise time also decreases to ~0.4 ms at 2.7 V.
TPS2060DGNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 2
- Ratio - Input:Output:
- 1:2
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1.5A
- Rds On (Typ):
- 70mOhm
- Input Type:
- Non-Inverting
- Features:
- Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, Reverse Current, UVLO
- Operating Temperature:
- 0°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS2060DGNR FAQ
1.How can I place an order for TPS2060DGNR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2060DGNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2060DGNR reliable?
The price and inventory of TPS2060DGNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2060DGNR is usually 5 days.
3.What payment methods are accepted for TPS2060DGNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2060DGNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2060DGNR?
TPS2060DGNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2060DGNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2060DGNR?
For technical support, including TPS2060DGNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2060DGNR requirements.
6.How does Aetrix verify that TPS2060DGNR is sourced from the original manufacturer or authorized distributors?
All TPS2060DGNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2060DGNR meets industry standards.
7.What is the process for return or replacement of TPS2060DGNR?
All TPS2060DGNR units undergo pre-shipment inspection (PSI). If there is an issue with TPS2060DGNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2060DGNR part is unused and in its original packaging.
Return procedure for TPS2060DGNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2060DGNR Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

