Texas Instruments TPS2064DGN
- Part No.:
- TPS2064DGN
- Manufacturer:
- Texas Instruments
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS2064DGN.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:2 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,038
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2064DGN from Texas Instruments is a dual-channel, current-limited, high-side power-distribution switch with 70-mΩ on-resistance, 1.5-A continuous output current per channel, active-high enable inputs, and integrated thermal/short-circuit protection. It operates from 2.7 V to 5.5 V and is used in USB host/hub power management and hot-plug module control.
For engineers reviewing the TPS2064DGN datasheet, TPS2064DGN pinout, TPS2064DGN application, or TPS2064DGN equivalent, key selection criteria include dual independent enable control, deglitched open-drain overcurrent reporting (OC1/OC2), reverse current blocking, 0.6-ms typical rise time, and DGN-8 package compatibility with PowerPad thermal grounding.
Technical Context
The TPS2064DGN integrates two independent N-channel MOSFET high-side switches, each driven by an internal charge pump enabling operation down to 2.7 V without external components. Each channel features separate logic-level enable (EN1/EN2, active high) and dedicated open-drain overcurrent flag (OC1/OC2).
Current limiting is implemented via sense-FET architecture with 1.6 A minimum / 2.6 A maximum trip threshold; thermal shutdown activates at ~135°C with 10°C hysteresis. Undervoltage lockout disables switching below ~2 V, and reverse current blocking prevents backflow when IN is unpowered.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 2.7 V to 5.5 V - supports USB 5-V and low-voltage embedded rails without level-shifting |
| Continuous output current | 1.5 A per channel - sufficient for dual USB downstream ports or redundant load paths |
| rDS(on) | 70 mΩ typical at 5 V - limits conduction loss to ≤157 mW at 1.5 A, easing thermal design |
| Rise time (tr) | 0.6 ms typical - controls inrush into heavy capacitive loads (e.g., 100 µF USB ports) |
| Overcurrent trip threshold | 1.6 A min / 2.6 A max - ensures reliable short-circuit detection while tolerating brief startup surges |
| Standby supply current | 1 µA max - enables ultra-low-power disable state for battery-backed systems |
| Operating temperature | 0°C to 70°C - qualified for commercial-grade industrial and peripheral applications |
Pinout & Package
DGN-8 package: 3 mm × 3 mm thermally enhanced MSOP with exposed PowerPad (must be soldered to GND for thermal and CB certification compliance).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference and PowerPad thermal anchor | Primary return path; PowerPad must be connected to PCB ground plane for thermal dissipation and safety certification |
| IN (Pin 2) | Power input supply | Common input for both channels; accepts 2.7–5.5 V with UVLO protection |
| EN1 (Pin 3) | Channel 1 enable input | Active-high logic control; enables OUT1 when pulled ≥2 V (VIH) |
| EN2 (Pin 4) | Channel 2 enable input | Active-high logic control; enables OUT2 independently of EN1 |
| OC1 (Pin 8) | Channel 1 overcurrent flag | Open-drain output asserted low during overcurrent or thermal fault; deglitched (4–15 ms timeout) |
| OUT1 (Pin 7) | Channel 1 switched output | High-side power output for load; blocks reverse current when disabled |
| OUT2 (Pin 6) | Channel 2 switched output | Independent high-side output; electrically isolated from OUT1 |
| OC2 (Pin 5) | Channel 2 overcurrent flag | Open-drain output asserted low during its own overcurrent or thermal event; no cross-talk with OC1 |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs | EN1/EN2 are active-high and fully isolated-enables staggered power-up or independent fault containment per channel |
| Thermal + short-circuit protection | Auto-shutdown at ~135°C with 10°C hysteresis; recovers autonomously after cooling-no manual reset required |
| Deglitched OC outputs | OC1/OC2 ignore transients <4 ms; prevent false interrupts during capacitor charging or hot-insertion |
| Reverse current blocking | Prevents backflow from OUTx to IN when input is removed-critical for hot-swap and multi-rail isolation |
| Charge-pump gate drive | Enables full enhancement of N-channel MOSFETs down to 2.7 V-eliminates need for external boost circuitry |
Applications
| USB Host/Hub Power Distribution | Hot-Plug Module Control |
|---|---|
Use Scenario: Distributing 5-V power to four downstream USB ports from a single host controller with overcurrent reporting per port group. IC Role / Device Role / Timing Role: Dual-channel power switch providing independent enable and OC signaling for two port pairs; controlled 0.6-ms rise time limits inrush. Use Value: Meets USB specification requirements for current limiting, OC reporting, and inrush control-replaces discrete FET + sense + logic solutions. | Use Scenario: Safely inserting/removing PCIe add-in cards or field I/O modules into live backplanes without disrupting system power. IC Role / Device Role / Timing Role: High-side switch placed between backplane VCC and module power rail; UVLO ensures automatic disable on removal. Use Value: Prevents arcing and bus droop during insertion; eliminates need for mechanical interlocks or complex sequencing controllers. |
| Redundant Load Management | Industrial Peripheral Power Gating |
Use Scenario: Providing failover power to critical sensors or communication interfaces where one channel serves as backup. IC Role / Device Role / Timing Role: Dual independent switches allow primary/backup load routing with separate monitoring via OC1/OC2. Use Value: Enables seamless switchover without software intervention; thermal protection prevents cascade failure during overload. | Use Scenario: Powering isolated CAN transceivers, RS-485 drivers, or analog front-ends only when actively communicating. IC Role / Device Role / Timing Role: Low-quiescent-current (1 µA) switch enabling precise duty-cycled power delivery to peripherals. Use Value: Reduces system standby power by >90% compared to always-on regulation-extends battery life in portable equipment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel power-switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2064DRB | Son-8 (3×3 mm) package with wettable flanks; identical electrical specs and pinout mapping | Preferred for automated optical inspection (AOI) and reflow process control; same thermal performance with different pad layout | Select DRB for high-volume SMT lines requiring AOI compatibility; DGN remains optimal for legacy footprint or CB-certified designs. |
| TPS2054DGN | Lower 0.5-A current rating; 150-mΩ rDS(on); no thermal shutdown; 0°C to 70°C only | Suitable only for low-power peripherals (e.g., USB keyboards); lacks robust fault protection for motor or hub loads | Choose TPS2054DGN only if cost sensitivity outweighs reliability needs and load current stays ≤0.5 A. |
Compared with TPS2064DRB and TPS2054DGN, the TPS2064DGN uniquely combines 1.5-A dual-channel capability, thermal shutdown, and CB-certified DGN-8 packaging-making it the only option qualified for USB host hubs requiring safety certification and sustained 1-A loads.
Availability
TPS2064DGN is available at Aetrix Electronics and suitable for USB host/hub designs, hot-plug module interfaces, redundant power distribution, and industrial peripheral gating requiring stable component supply across commercial temperature ranges.
Supply support for TPS2064DGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, longevity, and industrial-grade qualification.
The TPS206x product line was designed specifically for USB-compliant power distribution and hot-plug applications-integrating protection, control, and reporting in compact surface-mount packages.
FAQ
What is the recommended PCB layout practice for the PowerPad on the TPS2064DGN?
The PowerPad on the TPS2064DGN must be soldered to a solid GND copper pour with ≥4 thermal vias (0.3-mm diameter) connecting to inner or bottom-layer ground planes. This satisfies CB certification requirements, reduces θJA to 137°C/W, and prevents thermal shutdown under 1.5-A continuous load at 70°C ambient.
Does the TPS2064DGN support simultaneous enablement of both channels, and how is sequencing handled?
Yes, the TPS2064DGN supports simultaneous enablement via independent EN1 and EN2 pins, both active-high. No internal sequencing is enforced-designers may assert EN1 and EN2 together for parallel turn-on or stagger them (e.g., 10-ms delay) to reduce peak inrush. Rise time remains ~0.6 ms per channel regardless of enable timing.
How does the TPS2064DGN handle reverse current, and is external diode protection needed?
TPS2064DGN provides inherent reverse current blocking: when IN is de-energized while OUT1/OUT2 remain biased, the internal N-channel MOSFET body diode is reverse-biased and the gate is held off, preventing backfeed. No external Schottky diode is required-this is confirmed in the "Reverse leakage current" spec (0.2 µA max at 5.5 V).
What is the behavior of OC1 and OC2 during power-up, and can they be safely tied to a microcontroller GPIO?
OC1 and OC2 are open-drain outputs with 4–15 ms deglitching and are inactive (high-impedance) until valid IN voltage exceeds UVLO threshold (~2 V). They can be directly connected to 3.3-V or 5-V microcontroller GPIOs with pull-up resistors (e.g., 10 kΩ). No false assertion occurs at power-up due to built-in deglitch and UVLO synchronization.
Is the TPS2064DGN UL listed, and what certifications apply to the DGN-8 package?
Yes, the TPS2064DGN is UL listed under File No. E169910. The DGN-8 package variant is also CB certified when the PowerPad is connected to GND per TI's SLMA002 guidelines-meeting IEC 60950-1 and IEC 62368-1 safety requirements for end-equipment power distribution.
TPS2064DGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 2
- Ratio - Input:Output:
- 1:2
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1.5A
- Rds On (Typ):
- 70mOhm
- Input Type:
- Non-Inverting
- Features:
- Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, Reverse Current, UVLO
- Operating Temperature:
- 0°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS2064DGN FAQ
1.How can I place an order for TPS2064DGN through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2064DGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2064DGN reliable?
The price and inventory of TPS2064DGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2064DGN is usually 5 days.
3.What payment methods are accepted for TPS2064DGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2064DGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2064DGN?
TPS2064DGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2064DGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2064DGN?
For technical support, including TPS2064DGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2064DGN requirements.
6.How does Aetrix verify that TPS2064DGN is sourced from the original manufacturer or authorized distributors?
All TPS2064DGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2064DGN meets industry standards.
7.What is the process for return or replacement of TPS2064DGN?
All TPS2064DGN units undergo pre-shipment inspection (PSI). If there is an issue with TPS2064DGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2064DGN part is unused and in its original packaging.
Return procedure for TPS2064DGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2064DGN Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

