Texas Instruments TPS2064DRBT
- Part No.:
- TPS2064DRBT
- Manufacturer:
- Texas Instruments
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS2064DRBT.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:2 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2064DRBT from Texas Instruments is a dual-channel, current-limited, high-side power-distribution switch with 70-mΩ N-channel MOSFETs, 1.5-A continuous output per channel, active-high enable inputs, and integrated thermal/short-circuit protection. It operates from 2.7 V to 5.5 V and delivers controlled 0.6-ms rise time for inrush current limiting in USB host ports and hot-plug modules.
For engineers reviewing the TPS2064DRBT datasheet, TPS2064DRBT pinout, TPS2064DRBT application, or TPS2064DRBT equivalent, key selection criteria include dual-channel independent enable control, open-drain overcurrent reporting (OC1/OC2), reverse current blocking, <1-μA standby supply current, and SON-8 (DRB) package compatibility with automated PCB assembly.
Technical Context
The TPS2064DRBT integrates two independent high-side N-channel MOSFET switches with internal charge-pump gate drive enabling operation down to 2.7 V. Each channel features separate logic-level enable (EN1/EN2, active high) and dedicated open-drain overcurrent flag (OC1/OC2).
Current limiting is implemented via sense-FET architecture-no external resistor-delivering 1.6 A min / 2.6 A max trip threshold with deglitched 4–15 ms OC assertion. Thermal shutdown activates at ~135°C with 10°C hysteresis and automatic recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous Output Current | 1.5 A per channel - supports dual USB downstream ports or redundant load paths |
| On-Resistance (rDS(on)) | 70 mΩ typical at 5 V - limits conduction loss to ≤157 mW at 1.5 A |
| Rise Time (tr) | 0.6 ms typical - soft-starts capacitive loads to suppress inrush surges |
| Supply Voltage Range | 2.7 V to 5.5 V - compatible with 3.3 V and 5 V system rails |
| Standby Supply Current | ≤1 μA - enables ultra-low-power sleep states in portable systems |
| Overcurrent Trip Threshold | 1.6 A min / 2.6 A max - ensures robust short-circuit response across temperature |
| Operating Temperature | 0°C to 70°C - qualified for commercial-grade embedded and peripheral applications |
Pinout & Package
TPS2064DRBT uses an 8-pin SON (DRB) thermally enhanced surface-mount package with exposed PowerPad. The PowerPad must be soldered to PCB ground for thermal performance and UL/IEC compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference | Common return path for power, logic, and thermal pad; connects directly to PowerPad |
| IN (Pin 2) | Input voltage supply | Primary power input shared by both channels; accepts 2.7–5.5 V |
| EN1 (Pin 3) | Channel 1 enable | Active-high logic input controlling OUT1; high = enabled, low = off |
| EN2 (Pin 4) | Channel 2 enable | Active-high logic input controlling OUT2; independent of EN1 |
| OC1 (Pin 5) | Channel 1 fault flag | Open-drain output asserted low during overcurrent or thermal shutdown on OUT1 |
| OUT2 (Pin 6) | Channel 2 output | Switched high-side output for second load; current-limited and protected |
| OUT1 (Pin 7) | Channel 1 output | Switched high-side output for first load; fully isolated from OUT2 |
| OC2 (Pin 8) | Channel 2 fault flag | Open-drain output asserted low during overcurrent or thermal shutdown on OUT2 |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs | EN1/EN2 are active-high and electrically isolated-enables staggered power-up of subsystems |
| Reverse current blocking | Prevents backflow from OUT to IN when switch is off-critical for multi-rail hot-swap systems |
| Deglitched OC reporting | 4–15 ms OC assertion delay eliminates false triggers from transient inrush or load switching |
| Undervoltage lockout (UVLO) | Shuts down switch below ~2 V-ensures clean power-up and prevents erratic behavior during brownout |
| Thermal shutdown with hysteresis | Turns off at 135°C; auto-restarts at 125°C-prevents latch-up while maintaining fault visibility |
Applications
| USB Host Port Protection | Hot-Plug Module Control |
|---|---|
Use Scenario: Dual-port USB 2.0 host controller supplying power to downstream peripherals with strict inrush and overcurrent requirements. IC Role / Device Role / Timing Role: Dual high-side power switch providing independent 5-V VBUS control per port with OC reporting to USB controller. Use Value: Meets USB specification for current limiting (≤500 mA/port), eliminates need for discrete fuses or current-sense resistors, and enables automatic port disable on fault. | Use Scenario: Insertion of mezzanine cards or field-replaceable units into live backplanes without disrupting main system power. IC Role / Device Role / Timing Role: Controlled power ramp generator using 0.6-ms rise time to limit surge current during card insertion. Use Value: Prevents voltage droop on shared rail, avoids false resets, and satisfies IEC 61000-4-5 surge immunity requirements via soft-start behavior. |
| Industrial Peripheral Power Gating | Embedded System Subsystem Isolation |
Use Scenario: Power management for optional sensors, actuators, or communication interfaces in programmable logic controllers (PLCs) and HMIs. IC Role / Device Role / Timing Role: Fault-protected power gate enabling/disabling peripheral rails under MCU supervision via EN1/EN2. Use Value: Enables firmware-controlled power cycling for diagnostics, reduces standby leakage, and isolates faults to single subsystems. | Use Scenario: Segmented power domains in medical or test equipment where safety-critical and non-critical circuits require independent fault containment. IC Role / Device Role / Timing Role: Dual-channel isolation switch with independent OC flags allowing real-time status monitoring of each domain. Use Value: Supports IEC 62304 compliance by preventing fault propagation between subsystems and simplifying failure mode analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel power-switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2064DGNR | Same electrical specs; MSOP-8 (DGN) package with exposed thermal pad-higher θJA (137°C/W) vs DRB-8 (60°C/W) | Requires larger PCB footprint and different reflow profile; less suitable for high-density layouts | Select DGNR only if legacy board design mandates MSOP-8 or thermal pad grounding is impractical |
| TPS2054DRBT | Lower current rating (1.0 A/channel); identical pinout and enable logic; no UVLO or reverse blocking | Not suitable for USB 2.0 full-power ports or hot-swap applications requiring backfeed prevention | Choose only for cost-sensitive, low-current auxiliary rails where fault coverage is secondary |
Compared with TPS2064DGNR and TPS2054DRBT, the TPS2064DRBT offers superior thermal performance in compact layout, full USB-compliant protection features (UVLO, reverse blocking, deglitched OC), and guaranteed 1.5-A operation-making it optimal for space-constrained, safety-aware dual-load applications.
Availability
TPS2064DRBT is available at Aetrix Electronics and suitable for USB host designs, industrial hot-plug modules, embedded peripheral power gating, and medical subsystem isolation requiring stable component supply and long-term manufacturability.
Supply support for TPS2064DRBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, longevity, and industrial-grade qualification.
The TPS206x product line was designed specifically for robust, current-limited power distribution in USB, hot-swap, and modular system applications-emphasizing fault resilience, low quiescent current, and ease of integration.
FAQ
What is the maximum continuous current per channel for the TPS2064DRBT?
The TPS2064DRBT supports 1.5 A continuous output current per channel under recommended operating conditions (TA ≤ 70°C, adequate PCB copper). This rating is validated across the full 2.7–5.5 V input range and accounts for thermal derating in the DRB-8 package. Exceeding this current risks triggering current-limit mode or thermal shutdown.
Does the TPS2064DRBT provide reverse current protection?
Yes, the TPS2064DRBT includes inherent reverse current blocking. When the switch is disabled (EN1/EN2 low), the internal N-channel MOSFET's body diode orientation prevents current flow from OUTx back to IN-even if OUTx is held at higher voltage than IN. This feature is critical for multi-rail systems and hot-plug safety.
How does the overcurrent (OC) flag behave during startup with heavy capacitive loads?
The TPS2064DRBT's OC1 and OC2 outputs are deglitched with a 4–15 ms timeout. During startup into heavy capacitance, momentary inrush peaks do not assert OC-only sustained overcurrent (>1.6 A for >15 ms) triggers the open-drain low signal. This eliminates false alarms while preserving fast fault detection for true shorts.
Can the TPS2064DRBT operate from a 3.3-V supply rail?
Yes, the TPS2064DRBT is fully specified for 2.7 V to 5.5 V operation. At 3.3 V, rDS(on) increases to ≤115 mΩ (vs 70 mΩ at 5 V), resulting in ~250 mW conduction loss at 1.5 A. Rise time extends slightly but remains within specification (≤1 ms), making it suitable for 3.3-V embedded systems with appropriate thermal layout.
What is the role of the PowerPad in the TPS2064DRBT DRB-8 package?
The exposed PowerPad on the TPS2064DRBT DRB-8 package must be soldered to a PCB ground plane. It serves dual roles: (1) primary thermal path-reducing θJA to 60°C/W-and (2) electrical connection to device ground, required for UL/IEC certification compliance and optimal ESD performance.
TPS2064DRBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 8-VDFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 2
- Ratio - Input:Output:
- 1:2
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1.5A
- Rds On (Typ):
- 70mOhm
- Input Type:
- Non-Inverting
- Features:
- Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, Reverse Current, UVLO
- Operating Temperature:
- 0°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS2064DRBT FAQ
1.How can I place an order for TPS2064DRBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2064DRBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2064DRBT reliable?
The price and inventory of TPS2064DRBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2064DRBT is usually 5 days.
3.What payment methods are accepted for TPS2064DRBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2064DRBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2064DRBT?
TPS2064DRBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2064DRBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2064DRBT?
For technical support, including TPS2064DRBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2064DRBT requirements.
6.How does Aetrix verify that TPS2064DRBT is sourced from the original manufacturer or authorized distributors?
All TPS2064DRBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2064DRBT meets industry standards.
7.What is the process for return or replacement of TPS2064DRBT?
All TPS2064DRBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS2064DRBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2064DRBT part is unused and in its original packaging.
Return procedure for TPS2064DRBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2064DRBT Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

