Texas Instruments TPS2065CDGNR-2
- Part No.:
- TPS2065CDGNR-2
- Manufacturer:
- Texas Instruments
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS2065CDGNR-2.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:1 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,309
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2065CDGNR-2 from Texas Instruments is a 1-A current-limited power-distribution switch in an 8-pin MSOP-PowerPAD package, featuring ±20% accurate fixed current limit, 2 µs overcurrent response, reverse current blocking, and no output discharge. It operates from 4.5 V to 5.5 V input and is designed for USB port protection in laptops and desktops where short-circuit and heavy capacitive load resilience are critical.
For engineers reviewing the TPS2065CDGNR-2 datasheet, TPS2065CDGNR-2 pinout, TPS2065CDGNR-2 application, or TPS2065CDGNR-2 equivalent, key selection considerations include its 1-A rated current limit, absence of output discharge (distinguishing it from TPS2065C), thermal shutdown at 135°C, deglitched fault reporting, and compatibility with TTL/CMOS enable logic.
Technical Context
The TPS2065CDGNR-2 integrates an N-channel MOSFET power switch with internal charge pump gate drive, enabling low RDS(on) (86 mΩ typical at 25°C) while maintaining 5-V rail regulation under load. Its constant-current limiting architecture responds within 2 µs to short circuits, entering thermal cycling if overload persists beyond junction temperature threshold (135°C min).
Unlike the TPS2065C variant, the -2 suffix denotes omission of output discharge functionality - confirmed by absence of pulldown resistance (RPD) specification and block diagram differences. Fault reporting uses an active-low open-drain FLT pin with 6–12 ms deglitching, and undervoltage lockout engages below 3.5 V (typical) with 0.14 V hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Rated Output Current | 1 A continuous - defines maximum safe steady-state load without thermal derating at ambient ≤85°C. |
| Current Limit Accuracy | ±20% - ensures predictable fault current (1.18–1.88 A) across temperature and process variation. |
| RDS(on) | 86 mΩ typical at 25°C - minimizes power loss (≤86 mW at 1 A) and voltage drop (<86 mV) at full load. |
| Overcurrent Response Time | 2 µs - enables rapid current clamping before upstream 5-V supply collapses during short events. |
| Input Voltage Range | 4.5 V to 5.5 V - matches standard USB 5-V rail tolerance and supports operation across line and load regulation. |
| Thermal Shutdown Threshold | 135°C (min) - protects against sustained overload by cycling ON/OFF until fault clears. |
| Enable Logic Compatibility | TTL/CMOS - accepts 2 V VIH and 0.7 V VIL, allowing direct interface with microcontrollers and FPGAs. |
Pinout & Package
TPS2065CDGNR-2 is housed in an 8-pin MSOP-PowerPAD (DGN) package measuring 3.00 mm × 3.00 mm, with the exposed PowerPAD thermally connected to GND for enhanced heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference | Primary return path for power and signal; PowerPAD internally tied to this node and must be soldered to PCB ground plane. |
| IN (Pins 2, 3) | Power input | Drain connection of internal N-MOSFET; requires ≥0.1 µF ceramic bypass capacitor to GND near pins. |
| OUT (Pins 6, 7, 8) | Switched output | Source connection of internal N-MOSFET; delivers regulated 5-V power to load when enabled. |
| EN/EN (Pin 4) | Logic control input | Active-high enable; drives internal charge pump and gate driver; must not float - tie to VIN or GND for default state. |
| FLT (Pin 5) | Fault status output | Active-low open-drain signal asserted during overcurrent or overtemperature; requires external pullup (e.g., 10 kΩ to 5 V). |
Key Features
| Feature | Design Value |
|---|---|
| Fixed 1-A current limit | Enables precise fault current budgeting in USB-compliant designs without external sensing components. |
| No output discharge (C-2 variant) | Eliminates automatic pulldown of OUT after disable, preserving external hold-up capacitance for controlled power sequencing. |
| Reverse current blocking | Prevents backflow from OUT to IN when disabled - critical for multi-rail systems sharing common grounds. |
| Built-in soft-start | Controls output rise/fall times (0.5–1 ms typical) to suppress inrush current and reduce EMI during hot-plug events. |
| UL Listed & CB File E169910 | Validates safety compliance for end-equipment certification in consumer and computing applications. |
Applications
| USB 2.0 Port Protection | Laptop Docking Station Power Management |
|---|---|
Use Scenario: Protecting individual downstream USB ports against short circuits caused by faulty cables or peripherals. IC Role / Device Role / Timing Role: Current-limiting power switch placed between host 5-V rail and USB connector VBUS line. Use Value: Limits fault current to 1 A ±20%, preventing damage to host controller and maintaining system stability during plug/unplug events. |
Use Scenario: Isolating auxiliary 5-V rails powering HDMI, Ethernet, and USB-C alternate mode circuits in docking stations. IC Role / Device Role / Timing Role: Load switch enabling/disabling per-port power delivery under firmware control via EN pin. Use Value: Enables selective power gating with fast 2 µs fault response and thermal cycling recovery - eliminating need for manual reset after overloads. |
| Set-Top Box USB Peripheral Hub | High-Definition TV USB Service Port |
Use Scenario: Providing protected 5-V power to USB storage devices or wireless adapters in entertainment systems. IC Role / Device Role / Timing Role: Distribution switch on secondary 5-V bus feeding hub IC and peripheral connectors. Use Value: Delivers stable 1-A current with <86 mΩ RDS(on), minimizing voltage droop and ensuring reliable enumeration of high-power USB devices. |
Use Scenario: Securing service-mode USB ports used for firmware updates or diagnostics in consumer TVs. IC Role / Device Role / Timing Role: Single-point protection switch on service port VBUS line, monitored via FLT for field failure logging. Use Value: Deglitched FLT output (6–12 ms) prevents false fault triggers from transient noise, supporting robust diagnostic reporting in production test environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-distribution switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2065CDGNR | Includes output discharge (RPD ≈ 470 Ω); otherwise identical current rating, RDS(on), and timing. | Required where automatic discharge of OUT is needed post-disable (e.g., to prevent floating bus states). | Select TPS2065CDGNR only if output discharge is explicitly required; TPS2065CDGNR-2 avoids unintended discharge in sequenced power-down systems. |
| TPS2061CDGNR | 1-A rated but in SOT-23-5 (DBV) package; higher RDS(on) (96–110 mΩ); no PowerPAD thermal enhancement. | Suitable for space-constrained, lower-power USB ports where thermal performance is less critical. | Choose TPS2061CDGNR only for cost-sensitive, low-density layouts; TPS2065CDGNR-2 offers superior thermal handling and noise immunity via PowerPAD. |
Compared with TPS2065CDGNR, the TPS2065CDGNR-2 eliminates output discharge to support clean power sequencing, while compared with TPS2061CDGNR, it delivers lower conduction loss and better thermal reliability in compact 8-pin MSOP-PowerPAD form factor.
Availability
TPS2065CDGNR-2 is available at Aetrix Electronics and suitable for USB port protection, laptop docking station power management, set-top box peripheral hubs, and high-definition TV service ports requiring stable component supply and long-term industrial availability.
Supply support for TPS2065CDGNR-2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in high-reliability IC design.
The TPS20xxC family was engineered specifically for USB-compliant power distribution, delivering robust short-circuit resilience, precise current limiting, and integrated protection features in compact packages for computing and consumer electronics.
FAQ
What is the key functional difference between TPS2065CDGNR-2 and TPS2065CDGNR?
The TPS2065CDGNR-2 lacks output discharge functionality, meaning it does not actively pull the OUT pin to GND when disabled. In contrast, TPS2065CDGNR includes a ~470 Ω pulldown resistor (RPD) on OUT. This distinction affects power sequencing behavior - TPS2065CDGNR-2 preserves external capacitor voltage for controlled ramp-down, while TPS2065CDGNR ensures rapid bus discharge. The TPS2065CDGNR-2 datasheet confirms no RPD specification and omits output discharge in its functional block diagram.
Does TPS2065CDGNR-2 support 5-V USB applications with heavy capacitive loads?
Yes, TPS2065CDGNR-2 is explicitly designed for USB applications encountering heavy capacitive loads and short circuits. Its built-in soft-start controls output rise time (~0.55 ms typical), limiting inrush current, while the 2 µs overcurrent response clamps fault current before upstream regulators collapse. The device maintains constant 1-A current under short conditions, with thermal cycling (135°C shutdown, 20°C hysteresis) providing fail-safe recovery - all validated in TI's USB port protection reference designs using TPS2065CDGNR-2.
What is the recommended layout practice for the PowerPAD on TPS2065CDGNR-2?
The exposed PowerPAD on TPS2065CDGNR-2 must be soldered to a dedicated PCB ground plane for optimal thermal performance. TI specifies a minimum 10 mm² copper area with ≥4 thermal vias (0.3 mm diameter) connecting to inner or bottom-layer ground planes. Leaving the PowerPAD floating is permitted but degrades thermal resistance (RθJA increases from 67.1°C/W to 72.1°C/W), risking thermal shutdown under sustained 1-A load at elevated ambient temperatures.
Can TPS2065CDGNR-2 be used with 3.3-V logic enable signals?
Yes, TPS2065CDGNR-2 supports 3.3-V logic enable inputs. Its VIH (high-level input voltage) is specified at 2.0 V minimum, and VIL (low-level input voltage) at 0.7 V maximum - fully compatible with standard 3.3-V CMOS/TTL outputs. The enable pin draws only 1 µA leakage current when disabled, ensuring minimal loading on microcontroller GPIOs. No level-shifting circuitry is required for interfacing with 3.3-V host controllers.
How does the FLT pin behave during undervoltage lockout (UVLO) on TPS2065CDGNR-2?
During UVLO - triggered when VIN drops below 3.5 V (typical) - the FLT pin enters high-impedance (Hi-Z) state and ceases active-low assertion. This behavior is documented in the TPS2065CDGNR-2 functional description: FLT is only driven low during overcurrent or overtemperature faults when the device is powered and operational. When UVLO is active, internal circuits including the fault comparator are unpowered, resulting in FLT floating - requiring an external pullup resistor to maintain defined logic level for system monitoring.
TPS2065CDGNR-2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- USB Switch
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 4.5V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1A
- Rds On (Typ):
- 86mOhm
- Input Type:
- Non-Inverting
- Features:
- -
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, Reverse Current, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS2065CDGNR-2 FAQ
1.How can I place an order for TPS2065CDGNR-2 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2065CDGNR-2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2065CDGNR-2 reliable?
The price and inventory of TPS2065CDGNR-2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2065CDGNR-2 is usually 5 days.
3.What payment methods are accepted for TPS2065CDGNR-2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2065CDGNR-2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2065CDGNR-2?
TPS2065CDGNR-2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2065CDGNR-2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2065CDGNR-2?
For technical support, including TPS2065CDGNR-2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2065CDGNR-2 requirements.
6.How does Aetrix verify that TPS2065CDGNR-2 is sourced from the original manufacturer or authorized distributors?
All TPS2065CDGNR-2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2065CDGNR-2 meets industry standards.
7.What is the process for return or replacement of TPS2065CDGNR-2?
All TPS2065CDGNR-2 units undergo pre-shipment inspection (PSI). If there is an issue with TPS2065CDGNR-2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2065CDGNR-2 part is unused and in its original packaging.
Return procedure for TPS2065CDGNR-2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2065CDGNR-2 Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

