Texas Instruments TPS2066DGN-1
- Part No.:
- TPS2066DGN-1
- Manufacturer:
- Texas Instruments
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS2066DGN-1.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:2 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:915
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2066DGN-1 from Texas Instruments is a dual-channel, current-limited, high-side power-distribution switch featuring two 70 mΩ N-channel MOSFETs, 1 A continuous output current per channel, thermal and short-circuit protection, and accurate current limiting (1.1 A min / 1.9 A max). It operates from 2.7 V to 5.5 V and is used in USB-powered peripherals, portable instrumentation, and embedded systems requiring controlled hot-swap capability.
For engineers reviewing the TPS2066DGN-1 datasheet, TPS2066DGN-1 pinout, TPS2066DGN-1 application, or TPS2066DGN-1 equivalent, key selection considerations include dual-channel independent enable control, flat current-limit behavior (no overcurrent trip threshold), 0.6 ms typical rise time, undervoltage lockout at 2.0–2.6 V, and active-low open-drain OC1/OC2 fault reporting with 4–15 ms deglitch.
Technical Context
The TPS2066DGN-1 integrates two independent high-side N-channel MOSFET switches with internal charge-pump gate drive enabling operation down to 2.7 V input. Each channel features dedicated EN1/EN2 logic inputs (active-high) and OC1/OC2 open-drain fault outputs.
Unlike TPS2062-1/TPS2065-1, the TPS2066DGN-1 implements flat current limiting-no separate IOC threshold-relying solely on IOS (1.1–1.9 A) for overload response. Its discharge function provides ~100 Ω resistive path when disabled, supporting safe de-energization of capacitive loads without external circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current (per channel) | 1 A continuous; supports sustained load delivery without derating under 5.5 V, 25°C ambient |
| rDS(on) | 70 mΩ typical at 5 V; enables <100 mW conduction loss at 1 A, reducing thermal stress |
| Current limit range | 1.1 A min / 1.9 A max; tight tolerance ensures predictable fault response across temperature and voltage |
| Input voltage range | 2.7 V to 5.5 V; compatible with single-cell Li-ion, USB 2.0/3.0, and 3.3 V/5 V system rails |
| Rise time (tr) | 0.6 ms typical; limits inrush surge during hot-plug events, easing EMI filtering requirements |
| Standby supply current | ≤1 µA max; enables ultra-low-power state retention in battery-backed systems |
| UVLO threshold | 2.0–2.6 V rising; prevents erratic switching during brownout or startup sequencing |
| Thermal shutdown | 135°C junction; hysteresis of 10°C enables automatic recovery after fault removal |
Pinout & Package
HVSSOP-8 (DGN) package: 3 mm × 3 mm, 0.65 mm pitch, exposed thermal pad for enhanced heat dissipation. Pin 1 = GND; pins 2 & 3 = IN; pins 6 & 7 = OUT1 & OUT2; pin 8 = EN2; pin 3 = EN1; pins 5 & 8 = OC2 & OC1 (shared pin assignment per datasheet top-view).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Power ground reference | Common return for internal charge pump, driver, and thermal sense; must be low-impedance connection |
| IN (Pins 2, 3) | Input power rail | Shared input for both channels; requires ≥0.1 µF ceramic bypass capacitor placed adjacent to pin |
| EN1 (Pin 3) | Channel 1 enable input | Active-high TTL/CMOS-compatible control; disables channel 1 and reduces supply current to ≤1 µA |
| EN2 (Pin 4) | Channel 2 enable input | Active-high TTL/CMOS-compatible control; independent of EN1 for asynchronous channel management |
| OC1 (Pin 8) | Channel 1 fault indicator | Open-drain, active-low output asserted during overcurrent or thermal shutdown; requires external pull-up |
| OC2 (Pin 5) | Channel 2 fault indicator | Open-drain, active-low output asserted during overcurrent or thermal shutdown; electrically isolated from OC1 |
| OUT1 (Pin 7) | Channel 1 switched output | High-side power output; connects to load; includes integrated discharge path (~100 Ω) when disabled |
| OUT2 (Pin 6) | Channel 2 switched output | High-side power output; independent of OUT1; supports simultaneous or staggered load activation |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent high-side switches | Enables isolated power control for redundant subsystems or multi-rail peripherals without shared failure modes |
| Flat current-limit architecture | Eliminates IOC threshold ambiguity-guarantees immediate constant-current mode entry at IOS (1.1–1.9 A) |
| Integrated charge pump | Drives MOSFET gates above source voltage using only IN rail; no external components required for 2.7–5.5 V operation |
| Controlled output discharge | ~100 Ω internal path safely bleeds stored energy from output capacitors during disable, preventing floating nodes |
| De-glitched OC reporting | 4–15 ms hardware deglitch prevents false fault assertions during transient inrush or load switching |
| Undervoltage lockout (UVLO) | Prevents partial turn-on and shoot-through by disabling switches below 2.0–2.6 V, ensuring clean power sequencing |
Applications
| USB Peripheral Power Management | Industrial I/O Module Protection |
|---|---|
Use Scenario: Hot-plugging USB hubs, card readers, or HID devices into embedded hosts with limited inrush tolerance. IC Role / Device Role / Timing Role: Dual-channel high-side switch controlling VBUS delivery to two independent downstream ports with independent enable/fault signaling. Use Value: Limits inrush to ≤1 A per port, prevents host bus reset from capacitive loading, and reports faults via OC1/OC2 to MCU for graceful recovery. |
Use Scenario: Protecting programmable logic controller (PLC) digital output channels driving solenoids or indicators. IC Role / Device Role / Timing Role: High-side load switch providing current-limited, thermally protected 5 V/3.3 V power to field-connected actuators. Use Value: Survives repeated short circuits on field wiring; eliminates need for fuse replacement; enables remote fault diagnostics via OC signals. |
| Portable Medical Instrumentation | Automotive Body Control Module (BCM) |
Use Scenario: Power gating sensor subassemblies (e.g., ECG front-end, pulse oximeter) in battery-powered diagnostic tools. IC Role / Device Role / Timing Role: Dual-channel power distributor enabling selective wake-up and low-quiescent-current sleep states. Use Value: ≤1 µA standby current extends battery life; fast 0.6 ms rise time ensures responsive sensor activation; discharge function prevents residual voltage on disconnected sensors. |
Use Scenario: Managing power to interior lighting, mirror controls, or door modules in 12 V automotive systems (with external LDO or DC-DC). IC Role / Device Role / Timing Role: Secondary-side distribution switch delivering regulated 5 V/3.3 V to low-power ECUs with fault isolation. Use Value: Thermal shutdown protects against sustained shorts in harsh under-hood environments; UVLO prevents malfunction during cold-crank voltage sag. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel power-switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2062DGN-1 | Same HVSSOP-8 package and pinout; uses active-low EN1/EN2 and different current-limit profile (peaking type with IOC + IOS) | Requires inverted enable logic; OC assertion includes IOC-based early warning before full current limit engages | Select when system firmware expects staged overcurrent detection or legacy EN polarity compatibility is required |
| TPS2065DGN-1 | Single-channel version in same DGN package; shares identical current-limit spec, UVLO, and thermal behavior | Provides half the channel count; suitable where only one independently controlled rail is needed | Select for space-constrained single-load applications or to simplify layout when dual-channel functionality is unnecessary |
Compared with TPS2062DGN-1, the TPS2066DGN-1 offers simpler flat current limiting and active-high enable logic, while TPS2065DGN-1 reduces footprint and BOM count for single-rail use-both alternatives retain identical thermal performance, discharge function, and 70 mΩ rDS(on) but differ in channel count and control interface.
Availability
TPS2066DGN-1 is available at Aetrix Electronics and suitable for USB peripheral design, industrial I/O protection, and portable medical instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS2066DGN-1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in high-reliability IC design.
The TPS206x-1 family was designed specifically for robust, current-limited power distribution in space-constrained systems-emphasizing fault resilience, low quiescent current, and seamless integration with microcontroller-based monitoring and control.
FAQ
What is the current-limiting behavior of the TPS2066DGN-1 compared to other TPS206x-1 variants?
The TPS2066DGN-1 implements flat current limiting-meaning it transitions directly into constant-current mode at the short-circuit output current (IOS) threshold of 1.1–1.9 A, with no separate overcurrent trip threshold (IOC). This differs from TPS2062DGN-1, which uses peaking-type limiting with distinct IOC and IOS points. The flat profile simplifies fault-response timing and eliminates ambiguity in current-limit onset, making TPS2066DGN-1 ideal for applications requiring deterministic current clamping without early-warning stages.
Does the TPS2066DGN-1 support independent enable control for each channel?
Yes, the TPS2066DGN-1 provides fully independent enable inputs: EN1 (Pin 3) controls Channel 1 and EN2 (Pin 4) controls Channel 2, both active-high. This allows asynchronous power-up/down sequencing-for example, enabling OUT1 for sensor biasing while keeping OUT2 disabled for actuator control until a safety check passes. Each channel also has its own OC1 (Pin 8) and OC2 (Pin 5) fault outputs, enabling granular diagnostics without cross-channel interference.
How does the discharge function operate in the TPS2066DGN-1, and what load capacitance can it handle?
The TPS2066DGN-1 activates an internal ~100 Ω discharge path between OUT1/OUT2 and GND when either channel is disabled (ENx low) or during UVLO conditions. This safely dissipates stored charge in output filter capacitors-typically up to 100 µF-with discharge times under 10 ms for common values (e.g., 10 µF discharges in ~1 ms). It is not intended for steady-state loads: maximum discharge current is 8 mA, so sustained capacitive loads >100 µF require supplemental external discharge circuitry.
What thermal performance can be expected from the TPS2066DGN-1 in a standard PCB layout?
In a standard 2-layer PCB with 1-in² 2-oz copper pour connected to the DGN package's exposed thermal pad, the TPS2066DGN-1 achieves RθJA ≈ 53.6°C/W. At 1 A per channel and 5 V input, total power dissipation is ~140 mW (2 × 70 mΩ × 1² A), resulting in ~7.5°C junction-to-ambient rise-well within the –40°C to 125°C operating range. Derating is recommended above 85°C ambient; thermal shutdown triggers at 135°C junction with 10°C hysteresis for automatic recovery.
Is the TPS2066DGN-1 compatible with 3.3 V logic-level microcontrollers?
Yes, the TPS2066DGN-1 EN1 and EN2 inputs are TTL/CMOS-compatible with VIH ≥ 2.0 V and VIL ≤ 0.8 V across the full 2.7–5.5 V input range. A 3.3 V MCU GPIO can directly drive both enables high (≥2.0 V) to activate channels and low (≤0.8 V) to disable them-no level-shifting required. Similarly, OC1 and OC2 are open-drain outputs compatible with 3.3 V pull-up resistors (e.g., 10 kΩ), allowing direct interfacing to 3.3 V interrupt inputs.
TPS2066DGN-1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Last Time Buy
- Switch Type:
- General Purpose
- Number of Outputs:
- 2
- Ratio - Input:Output:
- 1:2
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1A
- Rds On (Typ):
- 70mOhm
- Input Type:
- Non-Inverting
- Features:
- Load Discharge, Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS2066DGN-1 FAQ
1.How can I place an order for TPS2066DGN-1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2066DGN-1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2066DGN-1 reliable?
The price and inventory of TPS2066DGN-1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2066DGN-1 is usually 5 days.
3.What payment methods are accepted for TPS2066DGN-1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2066DGN-1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2066DGN-1?
TPS2066DGN-1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2066DGN-1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2066DGN-1?
For technical support, including TPS2066DGN-1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2066DGN-1 requirements.
6.How does Aetrix verify that TPS2066DGN-1 is sourced from the original manufacturer or authorized distributors?
All TPS2066DGN-1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2066DGN-1 meets industry standards.
7.What is the process for return or replacement of TPS2066DGN-1?
All TPS2066DGN-1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS2066DGN-1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2066DGN-1 part is unused and in its original packaging.
Return procedure for TPS2066DGN-1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2066DGN-1 Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

