My Inquiry
My Account
Texas Instruments TPS2067D
- Part No.:
- TPS2067D
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS2067D.pdf
- Description:
- IC PWR SWTCH N-CH 1:2/1:1 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,529
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2067D from Texas Instruments is a triple-channel, current-limited, high-side power-distribution switch featuring three independent 70 mΩ N-channel MOSFETs, 1 A continuous output per channel, thermal and short-circuit protection, and accurate current limiting (1.1 A min / 1.9 A max). It operates from 2.7 V to 5.5 V and is used in USB-powered peripherals, industrial I/O modules, and embedded systems with multiple downstream rails requiring robust fault management.
For engineers reviewing the TPS2067D datasheet, TPS2067D pinout, TPS2067D application, or TPS2067D equivalent, this page delivers verified electrical parameters, validated pin functions for the SOIC-16 (D) package, confirmed thermal shutdown behavior at 135°C, and real-world use cases involving heavy capacitive loads and short-circuit-prone interfaces - all directly extracted from TI's production-grade SLVS490K datasheet (June 2024 revision).
Technical Context
The TPS2067D integrates three independent high-side switches, each driven by an internal charge pump enabling full operation down to 2.7 V input while controlling rise/fall times to minimize inrush surges. Its current-limit architecture combines overcurrent trip threshold (IOC = 1.6–3.0 A) and short-circuit output current (IOS = 1.1–2.1 A), distinguishing it from flat-limit variants like TPS2061/TPS2062.
Each channel features active-high enable logic (EN1/EN2/EN3), dedicated open-drain OCx fault reporting with 4–15 ms deglitching, undervoltage lockout (UVLO rising threshold: 2.0–2.5 V), and built-in soft-start. The device implements bidirectional blocking and automatic thermal recovery after junction cooling below 125°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous Output Current | 1 A per channel - supports stable rail delivery to USB peripherals, sensors, or actuators without external current-sense resistors. |
| On-State Resistance (rDS(on)) | 70 mΩ typical at 5 V - limits conduction loss to ≤70 mW at 1 A, reducing thermal stress in compact layouts. |
| Input Voltage Range | 2.7 V to 5.5 V - compatible with single-cell Li-ion, 3.3 V logic, and 5 V USB power domains without level-shifting. |
| Current Limit Accuracy | 1.1 A min / 1.9 A max - ensures predictable fault response across temperature (-40°C to 125°C junction) and supply variation. |
| Rise Time (tr) | 0.6 ms typical at 5.5 V - controls inrush into 1 µF loads, preventing bus droop and EMI during hot-plug events. |
| Thermal Shutdown Threshold | 135°C - protects against sustained overload; auto-recovery initiates once junction cools to ≤125°C. |
| Standby Supply Current | ≤1 µA max - enables ultra-low-power system sleep states when all channels are disabled. |
Pinout & Package
TPS2067D is housed in a 16-pin SOIC (D) package with exposed PowerPAD™ thermally connected to GND. Pin assignments are validated per TI's SLVS490K datasheet Section 5.3 (TPS2063/TPS2067 pin functions) and Figure 5-1 (D-package top view).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1 (Pin 2) | Primary input voltage source | Supplies power to OUT1 and OUT2; must be ≥2.7 V for functional operation. |
| IN2 (Pin 6) | Secondary input voltage source | Independent supply for OUT3; allows dual-rail distribution (e.g., 3.3 V + 5 V) within one IC. |
| EN1 (Pin 3), EN2 (Pin 4), EN3 (Pin 7) | Active-high enable inputs | Logic high (>2 V) enables respective channel; low disables switch and reduces supply current to ≤1 µA. |
| OUT1 (Pin 15), OUT2 (Pin 14), OUT3 (Pin 11) | Switched output terminals | Deliver controlled current to downstream loads; block reverse current when disabled. |
| OC1 (Pin 16), OC2 (Pin 13), OC3 (Pin 12) | Open-drain overcurrent fault outputs | Pull low during current limit or thermal shutdown; require external pull-up for microcontroller interrupt detection. |
| GND (Pins 1, 5) | Power and signal reference | Connects to PCB ground plane; PowerPAD™ must be soldered to GND copper for thermal performance. |
| NC (Pins 8, 9, 10) | No connection | Unbonded pins - leave unconnected; no internal circuitry attached. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional blocking | Prevents reverse current flow from OUT to IN during disable or fault, eliminating need for external back-to-back diodes. |
| Dual-input architecture (IN1/IN2) | Enables independent control of two upstream supplies - e.g., separate 3.3 V and 5 V rails feeding distinct load groups. |
| Accurate, temperature-stable current limit | Maintains 1.1–2.1 A short-circuit current across -40°C to 125°C, ensuring consistent fault behavior in industrial environments. |
| No-external-component charge pump | Operates from 2.7 V input without external capacitors, simplifying BOM and layout while enabling fast turn-on (<3 ms). |
| UL recognition (E169910) | Validated for end-equipment safety compliance in commercial and industrial applications without additional certification effort. |
Applications
| USB Hub Power Management | Industrial I/O Module Protection |
|---|---|
Use Scenario: Distributing 5 V power to four downstream USB ports with individual overcurrent isolation. IC Role / Device Role / Timing Role: High-side power switch providing per-port enable/disable and fault reporting via OC1–OC3. Use Value: Prevents single-port short from collapsing entire hub rail; OCx signals trigger host controller port disable without firmware polling. |
Use Scenario: Powering field-connected analog sensors and digital actuators in PLC backplanes subject to cable faults. IC Role / Device Role / Timing Role: Triple-channel distribution switch with thermal shutdown protecting against sustained wiring shorts. Use Value: Limits fault energy to <1.9 A per channel, avoiding fuse replacement and enabling automatic recovery after cooling. |
| Embedded System Rail Sequencing | Capacitor-Charging Circuit Control |
Use Scenario: Staggered power-up of FPGA I/O banks, memory interfaces, and peripheral controllers in medical imaging equipment. IC Role / Device Role / Timing Role: Independent EN1/EN2/EN3 inputs allow precise timing control of three isolated 3.3 V/1.8 V/5 V rails. Use Value: Built-in soft-start eliminates simultaneous inrush; rise time of 0.6 ms prevents supply sag during sequencing. |
Use Scenario: Charging large hold-up capacitors (≥100 µF) in battery backup circuits for real-time clocks and SRAM. IC Role / Device Role / Timing Role: Current-limited switch managing inrush into heavy capacitive loads without tripping upstream converters. Use Value: Limits peak inrush to ≤1.9 A regardless of capacitor size, verified in Figure 6-35 (100–470 µF test data). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side power-switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2063D | Same SOIC-16 package, identical pinout, but dual-channel (IN1 powers both OUT1/OUT2); no IN2/OUT3 path. | Suitable only for single-input, dual-output configurations - cannot replace TPS2067D in dual-supply or triple-isolated-load designs. | Select TPS2063D when only two switched outputs from one input rail are required; avoids unused IN2/OUT3 pins and reduces cost. |
| TPS2057D | Triple-channel like TPS2067D, but uses active-low enables and lacks UVLO; rDS(on) = 135 mΩ (vs. 70 mΩ); no OCx deglitching. | Higher conduction loss and less robust fault handling - unsuitable for noise-sensitive or safety-critical applications requiring clean OC reporting. | Choose TPS2057D only for cost-sensitive, non-UL, low-performance applications where 135 mΩ loss and missing UVLO are acceptable. |
Compared with TPS2063D and TPS2057D, the TPS2067D uniquely provides dual-input capability, lowest on-resistance (70 mΩ), integrated UVLO, and deglitched OC reporting - making it the only option among the three that supports independent 3.3 V/5 V rail distribution with certified safety and precise fault diagnostics.
Availability
TPS2067D is available at Aetrix Electronics and suitable for USB peripheral design, industrial I/O protection, and embedded rail sequencing requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS2067D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in high-reliability IC design.
The TPS206x family was engineered specifically for robust power distribution in systems vulnerable to short circuits and heavy capacitive loads - targeting USB, industrial automation, and medical equipment where fault resilience and rail independence are critical.
FAQ
What is the maximum continuous current per channel for the TPS2067D?
The TPS2067D supports 1 A continuous output current per channel under recommended operating conditions (VI(IN) = 2.7 V to 5.5 V, TJ ≤ 125°C). This rating is validated across temperature and supply voltage, with short-circuit current limited to 1.1–2.1 A depending on junction temperature - ensuring safe operation even during sustained overload events without external current-sense components.
Does the TPS2067D support dual-input voltage rails?
Yes, the TPS2067D explicitly supports dual-input rails via dedicated IN1 (Pin 2) and IN2 (Pin 6) terminals. IN1 powers OUT1 and OUT2, while IN2 powers OUT3 - enabling independent 3.3 V and 5 V distribution from separate sources. This architecture is confirmed in TI's SLVS490K datasheet Section 5.3 and Figure 8-3 functional block diagram.
How does the overcurrent protection work on the TPS2067D?
The TPS2067D implements dual-stage overcurrent protection: first, an overcurrent trip threshold (IOC = 1.6–3.0 A) triggers constant-current limiting; second, sustained overload raises junction temperature until thermal shutdown activates at 135°C. OC1–OC3 outputs assert low during either condition, with 4–15 ms deglitching to reject transient spikes - all verified in Sections 6.4 and 8.7.1 of the official datasheet.
What is the purpose of the NC pins (8, 9, 10) on the TPS2067D?
Pins 8, 9, and 10 on the TPS2067D are designated No Connection (NC) - they are physically present in the SOIC-16 package but internally unbonded and electrically isolated. TI's datasheet Table 5-3 and Figure 5-1 confirm these pins serve no functional role; they must remain unconnected on the PCB to avoid unintended coupling or mechanical stress on the die bond wires.
Is the TPS2067D UL-certified?
Yes, the TPS2067D carries UL recognition under file number E169910, as stated in the "Features" section of the SLVS490K datasheet. This certification validates its suitability for end-equipment safety compliance in commercial and industrial applications, eliminating the need for additional third-party testing when used per TI's recommended layout and thermal guidelines.
TPS2067D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 3
- Ratio - Input:Output:
- 1:2, 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1A
- Rds On (Typ):
- 70mOhm
- Input Type:
- Non-Inverting
- Features:
- Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
TPS2067D FAQ
1.How can I place an order for TPS2067D through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2067D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2067D reliable?
The price and inventory of TPS2067D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2067D is usually 5 days.
3.What payment methods are accepted for TPS2067D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2067D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2067D?
TPS2067D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2067D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2067D?
For technical support, including TPS2067D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2067D requirements.
6.How does Aetrix verify that TPS2067D is sourced from the original manufacturer or authorized distributors?
All TPS2067D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2067D meets industry standards.
7.What is the process for return or replacement of TPS2067D?
All TPS2067D units undergo pre-shipment inspection (PSI). If there is an issue with TPS2067D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2067D part is unused and in its original packaging.
Return procedure for TPS2067D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2067D Tags
-
TPS22919DCKR
Texas Instruments
-
MIC2091-1YM5-TR
Microchip Technology
-
MIC2090-1YM5-TR
Microchip Technology
-
TPS22995RZFR
Texas Instruments
-
TPS22975DSGR
Texas Instruments
-
SIP32510DT-T1-GE3
Vishay Siliconix
-
ULN2003D1013TR
STMicroelectronics
-
MIC2005A-1YM5-TR
Microchip Technology
-
MIC2005A-1YM6-TR
Microchip Technology
-
TPS22916BYFPR
Texas Instruments
-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
