Texas Instruments TPS2067DR
- Part No.:
- TPS2067DR
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS2067DR.pdf
- Description:
- IC PWR SWTCH N-CH 1:2/1:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,460
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2067DR from Texas Instruments is a triple-channel, current-limited, high-side power-distribution switch with 70 mΩ N-channel MOSFETs per channel, 1 A continuous output current per channel, thermal and short-circuit protection, and operating voltage range of 2.7 V to 5.5 V. It is used in USB-powered peripheral hubs, industrial I/O modules, and embedded systems requiring independent load switching with robust fault management.
For engineers reviewing the TPS2067DR datasheet, TPS2067DR pinout, TPS2067DR application, or TPS2067DR equivalent, this page delivers verified electrical parameters, validated pin functions for the SOIC-16 (D) package, confirmed overcurrent trip thresholds (1.6–3.0 A), thermal shutdown behavior (135°C), and real-world use cases involving heavy capacitive loads and short-circuit-prone interfaces.
Technical Context
The TPS2067DR integrates three independent high-side N-channel MOSFET switches controlled by logic-level enable inputs (EN1/EN2/EN3 active-high), each with dedicated overcurrent reporting (OC1/OC2/OC3 open-drain outputs). Its internal charge pump enables full gate drive down to 2.7 V input, eliminating external boost components while maintaining precise rise/fall time control (0.6 ms typical rise time).
Each channel implements dual-stage current limiting: fast overcurrent trip (IOC = 1.6–3.0 A) followed by constant-current regulation (IOS = 1.1–2.1 A), plus thermal shutdown at 135°C with 10°C hysteresis. Undervoltage lockout (UVLO) activates below 2.0–2.5 V with 75 mV hysteresis, preventing erratic operation during brownout conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 3 independent high-side power switches with separate EN and OC signals |
| rDS(on) | 70 mΩ typical (5 V), 75 mΩ typical (2.7 V) - enables low conduction loss and minimal self-heating at 1 A |
| Continuous current | 1 A per channel - supports USB-compliant downstream ports and industrial sensor nodes |
| Overcurrent trip (IOC) | 1.6 A min / 3.0 A max - sets fast fault detection threshold before thermal stress accumulates |
| Rise time (tr) | 0.6 ms typical (5.5 V, 1 µF load) - limits inrush surge to reduce EMI and PCB trace stress |
| Supply current (standby) | ≤2 µA at TJ = 25°C - ensures ultra-low quiescent power when all channels disabled |
| Operating voltage | 2.7 V to 5.5 V - compatible with Li-ion, USB, and 3.3 V/5 V system rails without level shifting |
Pinout & Package
TPS2067DR is housed in a 16-pin SOIC (D) package with exposed PowerPAD™ thermally connected to GND. Pin 1 is top-left corner (notch side); PowerPAD™ must be soldered to a GND copper pour for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1 (Pin 2) | Main input supply for OUT1/OUT2 | Accepts 2.7–5.5 V; powers first two channels |
| IN2 (Pin 6) | Secondary input supply for OUT3 | Enables dual-rail operation: e.g., 5 V for USB port + 3.3 V for logic |
| EN1 (Pin 3), EN2 (Pin 4), EN3 (Pin 7) | Active-high enable inputs | Logic high (>2 V) turns on respective channel; CMOS/TTL compatible |
| OC1 (Pin 16), OC2 (Pin 13), OC3 (Pin 12) | Open-drain overcurrent fault outputs | Pulled low during IOC event; deglitched (4–15 ms) to reject noise-induced false trips |
| OUT1 (Pin 15), OUT2 (Pin 14), OUT3 (Pin 11) | Switched power outputs | High-side outputs with bidirectional blocking; no reverse current flow when off |
| GND (Pins 1, 5) | Power and signal ground reference | Connects internally to PowerPAD™; requires solid thermal pad connection |
| NC (Pins 8, 9, 10) | No-connect terminals | Not bonded; must remain unconnected per TI design |
Key Features
| Feature | Design Value |
|---|---|
| Built-in soft-start | Controls output rise time (0.6 ms typ.) to limit inrush current into large capacitive loads (e.g., 100 µF USB ports) |
| Deglitched OC reporting | 4–15 ms OC assertion/deassertion window prevents false fault latching from transient spikes |
| Thermal shutdown recovery | Automatic restart after junction cools to 125°C - eliminates manual reset requirement in field-deployed systems |
| UL listed (E169910) | Meets UL 60950-1 safety standard for end-equipment certification without additional isolation components |
| Charge pump operation down to 2.7 V | Enables full 70 mΩ rDS(on) performance across entire 2.7–5.5 V input range - no external boost needed |
Applications
| USB Peripheral Hub | Industrial I/O Module |
|---|---|
Use Scenario: Distributing 5 V power to four downstream USB devices with individual overcurrent protection. IC Role / Device Role / Timing Role: Triple-channel high-side switch managing independent load enable/disable and fault reporting per port. Use Value: Prevents single-port short from disabling entire hub; OCx pins feed microcontroller GPIO for per-port fault logging. |
Use Scenario: Powering isolated analog sensor transmitters (4–20 mA loops) and digital actuators from shared 24 V DC rail. IC Role / Device Role / Timing Role: High-side load switch providing current-limited, thermally protected power delivery per channel. Use Value: Enables hot-swap capability and avoids system-wide shutdown during field wiring faults. |
| Embedded Computing Board | Medical Diagnostic Equipment |
Use Scenario: Sequencing power to FPGA banks, DDR memory, and PMIC subsystems during cold boot. IC Role / Device Role / Timing Role: Independent channel control with programmable enable timing and soft-start. Use Value: Eliminates need for discrete MOSFETs + gate drivers; reduces BOM count and layout area by >60%. |
Use Scenario: Isolating auxiliary power domains (e.g., display backlight, motor driver, data acquisition) in portable ultrasound units. IC Role / Device Role / Timing Role: Safety-critical load switch with UL listing and thermal fault containment. Use Value: Meets IEC 60601-1 creepage/clearance requirements via integrated protection - no external fuse or PTC needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side power-switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2063DR | Same SOIC-16 package, identical pinout, but only two channels (IN1/OUT1/OUT2 + IN2/OUT3 not present); lower standby current (0.5 µA vs 2 µA) | Lacks third channel and dual-input flexibility; suitable only for dual-load applications | Select TPS2063DR if only two independently switched loads are required and space/power budget is tighter |
| TPS2057DR | Triple-channel like TPS2067DR but uses active-low EN inputs; higher rDS(on) (100 mΩ typ.); no UVLO hysteresis spec | Requires inverted logic control; less robust under brownout; higher conduction loss at 1 A | Choose TPS2057DR only if legacy board uses active-low enable signaling and thermal margin allows 100 mΩ loss |
Compared with TPS2063DR and TPS2057DR, the TPS2067DR uniquely combines triple-channel active-high control, dual-input capability (IN1/IN2), 70 mΩ rDS(on), and guaranteed UVLO hysteresis - making it optimal for new designs requiring flexible, low-loss, and safety-certified load switching.
Availability
TPS2067DR is available at Aetrix Electronics and suitable for USB peripheral hubs, industrial I/O modules, and embedded computing boards requiring stable component supply, long-term lifecycle support, and certified overcurrent protection.
Supply support for TPS2067DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power-switching solutions.
The TPS206x family was designed specifically for robust, multi-channel power distribution in USB, industrial, and medical systems where heavy capacitive loads and short-circuit events are common.
FAQ
What is the maximum continuous current per channel for the TPS2067DR?
The TPS2067DR supports 1 A continuous output current per channel under recommended operating conditions (TJ ≤ 125°C, VI(IN) = 2.7–5.5 V). This rating is maintained across temperature and input voltage due to its 70 mΩ rDS(on) and thermal shutdown at 135°C. Derating is required above 85°C ambient per RθJA = 53.6°C/W.
Does the TPS2067DR support dual-input voltage rails?
Yes, the TPS2067DR supports dual-input operation: IN1 (Pin 2) supplies OUT1 and OUT2, while IN2 (Pin 6) supplies OUT3. This allows independent power domains - for example, 5 V for USB ports and 3.3 V for logic circuitry - with no cross-conduction risk between rails.
How does the overcurrent protection work on the TPS2067DR?
The TPS2067DR uses dual-stage overcurrent protection: first, an overcurrent trip threshold (IOC = 1.6–3.0 A) triggers OCx pin assertion; second, short-circuit current limiting (IOS = 1.1–2.1 A) engages to hold output current constant. Thermal shutdown activates only if sustained overload raises junction temperature to 135°C.
Is the TPS2067DR pin-compatible with other TPS206x variants?
The TPS2067DR shares the same SOIC-16 (D) package and pinout with TPS2063DR, including identical IN1/IN2/EN1/EN2/EN3/OC1/OC2/OC3/OUT1/OUT2/OUT3/GND/NC assignments. However, TPS2063DR lacks IN2 and OUT3 functionality - those pins are NC on TPS2063DR but active on TPS2067DR.
What is the purpose of the PowerPAD™ on the TPS2067DR package?
The PowerPAD™ on the TPS2067DR is an exposed thermal pad internally connected to GND. It must be soldered to a PCB GND copper pour to achieve RθJB = 35.5°C/W and prevent thermal shutdown during sustained 1 A operation. Omitting this connection degrades thermal performance by >40°C/W.
TPS2067DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 3
- Ratio - Input:Output:
- 1:2, 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1A
- Rds On (Typ):
- 70mOhm
- Input Type:
- Non-Inverting
- Features:
- Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
TPS2067DR FAQ
1.How can I place an order for TPS2067DR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2067DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2067DR reliable?
The price and inventory of TPS2067DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2067DR is usually 5 days.
3.What payment methods are accepted for TPS2067DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2067DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2067DR?
TPS2067DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2067DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2067DR?
For technical support, including TPS2067DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2067DR requirements.
6.How does Aetrix verify that TPS2067DR is sourced from the original manufacturer or authorized distributors?
All TPS2067DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2067DR meets industry standards.
7.What is the process for return or replacement of TPS2067DR?
All TPS2067DR units undergo pre-shipment inspection (PSI). If there is an issue with TPS2067DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2067DR part is unused and in its original packaging.
Return procedure for TPS2067DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2067DR Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
