Texas Instruments TPS2068D
- Part No.:
- TPS2068D
- Manufacturer:
- Texas Instruments
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS2068D.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:1 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,368
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2068D from Texas Instruments is a single-channel, current-limited, high-side power-distribution switch featuring a 70-mΩ N-channel MOSFET, 1.5-A continuous output current, 2.7 V to 5.5 V input voltage range, and active-high enable logic. It delivers controlled power sequencing for USB host ports and hot-plug peripheral modules.
For engineers reviewing the TPS2068D datasheet, TPS2068D pinout, TPS2068D application, or TPS2068D equivalent, key selection criteria include thermal shutdown threshold (135°C), deglitched overcurrent reporting (4–15 ms), reverse current blocking, undervoltage lockout (2.0–2.5 V), and D-package compatibility with 0°C to 70°C industrial operation.
Technical Context
The TPS2068D integrates an internal charge pump to drive the high-side N-channel MOSFET gate, enabling full enhancement down to 2.7 V input without external components. Its current-limit circuit operates in constant-current mode during overload, with trip threshold tightly specified at 1.6 A (min) to 2.6 A (max) at 5 V.
Thermal protection activates at 135°C junction temperature and recovers automatically at 125°C, while the open-drain OC output provides deglitched fault signaling. The device includes reverse current blocking and UVLO with 75 mV hysteresis to ensure clean power-up behavior in hot-swap systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous Output Current | 1.5 A - Sustained load capability without derating at TA ≤ 70°C |
| rDS(on) | 70 mΩ (typ) at 5 V - Low conduction loss enabling <100 mW dissipation at 1.5 A |
| Input Voltage Range | 2.7 V to 5.5 V - Supports USB 5 V and low-voltage embedded rails |
| Enable Logic Polarity | Active-high - Simplifies interface with microcontroller GPIOs without inversion |
| Overcurrent Trip Threshold | 1.6 A min / 2.6 A max - Tight tolerance enables predictable short-circuit response |
| Rise Time (tr) | 0.6 ms typ - Limits inrush dv/dt to protect downstream capacitors and reduce EMI |
| Standby Supply Current | 1 μA max - Enables ultra-low-power system sleep states |
Pinout & Package
D-package (SOIC-8) with exposed PowerPad thermally connected to GND. Pin 1 = GND, Pin 2 = IN, Pin 3 = IN, Pin 4 = EN, Pin 5 = OC, Pin 6 = OUT, Pin 7 = OUT, Pin 8 = OUT.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference and thermal sink | Must be connected to PCB ground plane; PowerPad ties directly to this node for thermal performance |
| IN (Pins 2, 3) | Power input supply rail | Dual-input configuration reduces trace inductance and improves current sharing into the switch |
| EN (Pin 4) | Logic enable input | Active-high signal; drives internal charge pump to turn on high-side MOSFET |
| OC (Pin 5) | Open-drain overcurrent flag | Asserts low after 4–15 ms deglitch window upon current limit or thermal shutdown |
| OUT (Pins 6, 7, 8) | Switched power output | Three parallel output pins minimize bond-wire resistance and enhance current handling |
Key Features
| Feature | Design Value |
|---|---|
| Integrated charge pump | Enables full MOSFET enhancement from 2.7 V input - no external boost components required |
| Reverse current blocking | Prevents backflow from OUT to IN when disabled - critical for multi-rail hot-swap systems |
| UVLO with hysteresis | Turns off switch below 2.0 V and re-enables only above 2.075 V - eliminates oscillation during brownout |
| Deglitched OC output | 4–15 ms filtering prevents false fault reporting during capacitor inrush or transient spikes |
| Thermal shutdown recovery | Auto-restart at 125°C after 135°C trip - enables fault-tolerant operation without system reset |
Applications
| USB Host Port Protection | Hot-Plug Module Power Control |
|---|---|
Use Scenario: Powering multiple downstream USB 2.0 ports from a PC motherboard or embedded host controller. IC Role / Device Role / Timing Role: High-side current-limited switch providing per-port VBUS control and overcurrent reporting to USB controller. Use Value: Meets USB specification requirements for current limiting (≤500 mA/port), inrush control (<44 Ω + 10 µF), and OC reporting via OC pin. |
Use Scenario: Inserting/removing I/O expansion cards or sensor modules into live backplanes. IC Role / Device Role / Timing Role: Soft-start power sequencer that ramps output voltage over ~0.6 ms to limit surge current. Use Value: Prevents bus voltage droop and contact arcing by limiting peak inrush to <2.6 A during card insertion. |
| Industrial Peripheral Power Switching | Embedded System Load Management |
Use Scenario: Enabling/disabling motor drivers, solenoids, or display backlight circuits in programmable logic controllers. IC Role / Device Role / Timing Role: Fault-protected power gate with thermal and short-circuit shutdown. Use Value: Survives sustained short-circuits up to 135°C junction temperature and auto-recovers when cooled. |
Use Scenario: Managing power domains in battery-powered handheld devices or edge AI sensors. IC Role / Device Role / Timing Role: Ultra-low-quiescent-load switch enabling <1 µA standby current in system sleep mode. Use Value: Extends battery life by eliminating leakage paths while maintaining fast wake-up (<3 ms turn-on). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side power switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2068DRB | Son-8 package (3×3 mm), lower θJA (270°C/W vs. 137°C/W), –40°C to 85°C rating | Better thermal performance in space-constrained designs; requires different PCB footprint | Select for compact layouts needing higher ambient temperature margin or improved power density |
| TPS2069DGN | Same DGN-8 package, active-low enable, identical electrical specs except EN polarity | Compatible pinout but inverted logic - requires firmware or level-shifter adjustment | Select when existing design uses active-low control signals and board layout reuse is prioritized |
Compared with TPS2068D, TPS2068DRB offers superior thermal dissipation in smaller area, while TPS2069DGN maintains pin compatibility but demands logic inversion - neither is drop-in; both require layout or firmware validation.
Availability
TPS2068D is available at Aetrix Electronics and suitable for USB host port protection, hot-plug module power control, and industrial peripheral switching requiring stable component supply across industrial temperature ranges.
Supply support for TPS2068D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of power management innovation.
The TPS206x family was designed specifically for USB-compliant power distribution and hot-swap applications, emphasizing robust fault protection, precise current limiting, and seamless integration into host/hub architectures.
FAQ
What is the maximum continuous output current rating for the TPS2068D?
The TPS2068D supports 1.5 A continuous output current under recommended operating conditions (TA ≤ 70°C, VI(IN) = 2.7 V to 5.5 V). This rating assumes proper PCB thermal design with GND-connected PowerPad. At elevated temperatures or higher rDS(on), derating applies per the Dissipation Rating Table - e.g., 322 mW at TA = 70°C for the D-package.
Does the TPS2068D provide reverse current blocking?
Yes, the TPS2068D includes integrated reverse current blocking. When the device is disabled (EN low) and voltage is applied to the OUT pins, current flow from OUT to IN is blocked - measured leakage is ≤0.2 µA at 5.5 V. This feature prevents backfeeding in multi-supply systems and is confirmed in the Electrical Characteristics table under "Reverse leakage current".
What is the purpose of the deglitched OC output on the TPS2068D?
The OC pin on the TPS2068D is an open-drain output that asserts low after a 4–15 ms deglitch timeout when overcurrent or thermal shutdown occurs. This filtering prevents false triggering during normal inrush events (e.g., charging 100 µF loads), ensuring reliable fault reporting to host controllers without software debouncing overhead.
Can the TPS2068D operate from a 3.3-V supply rail?
Yes, the TPS2068D operates across 2.7 V to 5.5 V, including 3.3 V. At 3.3 V input, rDS(on) increases to 115 mΩ (typ), resulting in ~260 mW conduction loss at 1.5 A. Rise time extends to ~1.0 ms, and current-limit accuracy remains within 1.6–2.6 A. All specifications in the Electrical Characteristics table are validated at 3.3 V and 2.7 V.
How does the TPS2068D handle thermal overload conditions?
When power dissipation raises junction temperature to 135°C, the TPS2068D triggers thermal shutdown and disables the output. Recovery begins automatically once TJ falls to 125°C (10°C hysteresis). During cycling, the OC pin remains asserted low until the fault clears - verified in the Thermal Shutdown section of the datasheet with test conditions and timing values.
TPS2068D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1.5A
- Rds On (Typ):
- 70mOhm
- Input Type:
- Non-Inverting
- Features:
- Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, Reverse Current, UVLO
- Operating Temperature:
- 0°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TPS2068D FAQ
1.How can I place an order for TPS2068D through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2068D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2068D reliable?
The price and inventory of TPS2068D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2068D is usually 5 days.
3.What payment methods are accepted for TPS2068D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2068D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2068D?
TPS2068D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2068D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2068D?
For technical support, including TPS2068D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2068D requirements.
6.How does Aetrix verify that TPS2068D is sourced from the original manufacturer or authorized distributors?
All TPS2068D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2068D meets industry standards.
7.What is the process for return or replacement of TPS2068D?
All TPS2068D units undergo pre-shipment inspection (PSI). If there is an issue with TPS2068D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2068D part is unused and in its original packaging.
Return procedure for TPS2068D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2068D Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

