Texas Instruments TPS2075DBG4
- Part No.:
- TPS2075DBG4
- Manufacturer:
- Texas Instruments
- Package:
- 24-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
TPS2075DBG4.pdf
- Description:
- POWER SUPPLY SUPPORT CIRCUIT, FI
- Quantity:
- Payment:

- Shipping:

Inventory:320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2075DBG4 from Texas Instruments is a four-port USB hub power controller integrating independent high-side N-channel MOSFET power switches (100 mA bus-powered / 500 mA self-powered per port), a 3.3-V/100-mA LDO regulator, and DP0_RST hub reset signaling. It supports USB 1.1/2.0 compliance, automatic SP-to-BP switchover, and operates across 4.5–5.5 V input with –40°C to 85°C ambient range in a 24-pin SSOP package.
For engineers reviewing the TPS2075DBG4 datasheet, TPS2075DBG4 pinout, TPS2075DBG4 application, or TPS2075DBG4 equivalent, key selection criteria include BPMODE logic polarity (active-high for TPS2075), independent thermal/short-circuit protection per port, PG_DLY-adjustable power-good timing, OCx overcurrent flag outputs, and dual-supply operation with BP_DIS-controlled autoswitch disable.
Technical Context
The TPS2075DBG4 implements two independent power-switch domains: bus-powered (BP→OUTx, rDS(on) = 500 mΩ typ.) and self-powered (SP→OUTx, rDS(on) = 100 mΩ typ.), each with dedicated undervoltage lockout (BP start threshold = 4.25 V, SP start = 4.5 V) and thermal shutdown (140°C first trip). Its control logic uses active-low EN1–EN4 enables and active-high BP_DIS to gate autoswitching between supply modes.
It integrates a 3.3-V LDO (3.2–3.4 V output, 100 mA max, 0.6 V dropout) with PG and PG_DLY pins enabling programmable delay (via external capacitor) for synchronized hub reset (DP0_RST) and power-good assertion. BPMODE output signals bus-powered mode with active-high logic-distinct from TPS2074's active-low BPMODE.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage Range | 4.5 V to 5.5 V on BP input; SP input supports 0–5.5 V |
| Output Current Capability | 100 mA per port (bus-powered mode); 500 mA per port (self-powered mode) |
| rDS(on) (BP switch) | 500 mΩ typical at 25°C, 600 mΩ max at 70°C - defines voltage drop and heat under 100-mA load |
| rDS(on) (SP switch) | 100 mΩ typical at 25°C, 110 mΩ max at 70°C - enables low-loss 500-mA delivery from local supply |
| LDO Output | 3.3 V ±0.1 V, 100 mA max, 0.6 V dropout - powers USB hub controllers without external regulator |
| PG_DLY Timing Control | Adjustable delay via external capacitor (e.g., 0.47 µF → 190 ms) - synchronizes PG and DP0_RST pulses to hub controller requirements |
| Overcurrent Response | OC1–OC4 assert low within 1–10 ms of fault - enables immediate host-level port disable and diagnostics |
Pinout & Package
TPS2075DBG4 is housed in a 24-pin SSOP (DB) package with 0.64-mm pitch, 8.2-mm × 3.9-mm body, and exposed thermal pad (not electrically connected). Pin 9 (BPMODE) is active-high for bus-powered indication-critical for correct hub controller configuration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PG_DLY (Pin 1) | Timing capacitor node | Connects to external capacitor to set PG and DP0_RST pulse width; 0.1 µF yields ~50% of PG delay |
| EN1–EN4 (Pins 2,11,13,14) | Active-low enable inputs | Individually control power delivery to OUT1–OUT4; CMOS/TTL compatible |
| AGND/DGND (Pins 3,12) | Analog/digital ground returns | Separate GND paths minimize noise coupling between LDO and switching logic |
| PG (Pin 4) | Power-good open-drain output | Asserts low until 3.3V_OUT stabilizes above 2.88 V; used as hub controller reset |
| SP (Pins 5,6) | Self-power supply inputs | Dual connections support robust 5-V local supply routing; UVLO triggers at 4.5 V start |
| 3.3V_OUT (Pin 8) | LDO regulated output | Supplies up to 100 mA to hub controller IC; requires 4.7–33 µF output capacitor |
| BPMODE (Pin 9) | Bus-power mode indicator | Active-high signal confirms BP sourcing - distinguishes TPS2075 from TPS2074 (active-low) |
| DP0_RST (Pin 10) | Upstream hub reset driver | Drives DP0 line via 1.5-kΩ resistor; provides clean attach/detach signaling with adjustable timing |
| BP (Pin 23) | Bus-power supply input | Accepts USB VBUS (4.5–5.5 V); powers internal logic and BP-mode outputs; UVLO at 4.25 V |
| BP_DIS (Pin 24) | Autoswitch disable input | Logic-high disables SP→BP fallback - prevents unintended mode transition during transient SP loss |
Key Features
| Feature | Design Value |
|---|---|
| Independent per-port current limiting | Enables selective port shutdown during overcurrent without affecting other downstream ports |
| Programmable PG/DP0_RST timing | Single external capacitor sets both power-good assertion and hub reset pulse width per USB spec alignment |
| Automatic SP-to-BP switchover | Seamlessly transitions hub to bus power if self-supply fails - configurable via BP_DIS pin |
| Dual-rail power switch architecture | Optimizes efficiency: low RDS(on) (100 mΩ) for SP mode, higher RDS(on) (500 mΩ) for safe 100-mA BP mode |
| Integrated 3.3-V LDO | Eliminates need for external regulator; supplies hub controller directly with 100-mA capability and 40-dB PSRR |
Applications
| USB Bus-Powered Hub | USB Self-Powered Hub |
|---|---|
Use Scenario: Desktop or laptop-connected 4-port USB hub drawing power solely from upstream host port. IC Role / Device Role / Timing Role: TPS2075DBG4 acts as primary power manager, enabling/disabling each port's 100-mA BP switch and asserting PG before hub enumeration. Use Value: Meets USB 2.0 bus-powered current limits while providing individual port overcurrent protection and clean DP0_RST signaling. | Use Scenario: Wall-adapter-powered docking station with four downstream USB peripherals. IC Role / Device Role / Timing Role: TPS2075DBG4 delivers 500-mA per port from local 5-V supply, regulates 3.3-V for hub controller, and signals BPMODE high only when BP is present. Use Value: Enables full-speed peripheral operation with low conduction loss (100 mΩ rDS(on)) and graceful fallback to bus power if adapter disconnects. |
| Hybrid USB Hub | Industrial USB I/O Module |
Use Scenario: Embedded hub supporting both self-powered operation and automatic fallback to host VBUS during AC power loss. IC Role / Device Role / Timing Role: TPS2075DBG4 monitors SP and BP voltages, asserts BPMODE accordingly, and uses BP_DIS to lock mode when reliability demands fixed supply sourcing. Use Value: Ensures uninterrupted USB connectivity across power domains without firmware intervention or external supervision. | Use Scenario: DIN-rail mounted industrial controller with isolated USB ports for field device communication. IC Role / Device Role / Timing Role: TPS2075DBG4 provides reinforced overtemperature/overcurrent protection per port and generates precise PG/DP0_RST timing for deterministic hub initialization. Use Value: Supports extended temperature operation (–40°C to 85°C) and meets stringent EMI/EMC requirements via controlled turn-on/off timing and separate AGND/DGND. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB hub power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2074DB | BPMODE is active-low; identical pinout, package, and electrical specs otherwise | Requires inverted logic handling in hub controller firmware for bus-power detection | Select TPS2074DB only when existing design uses active-low BPMODE signaling |
| TPS2064D | Two-port controller; no integrated LDO; lower quiescent current (120 µA vs 185 µA) | Lacks 3.3-V regulation and DP0_RST functionality - requires external LDO and reset circuitry | Choose TPS2064D for cost-sensitive, space-constrained dual-port hubs where external regulation is acceptable |
Compared with TPS2074DB, TPS2075DBG4 offers active-high BPMODE for simplified interface; versus TPS2064D, it delivers full four-port control with integrated LDO and hub reset-reducing BOM count and layout complexity in complete USB hub designs.
Availability
TPS2075DBG4 is available at Aetrix Electronics and suitable for USB hub designs, industrial docking stations, and embedded peripheral interfaces requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS2075DBG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, precision, and system-level integration.
The TPS207x family targets USB-compliant power distribution in hub and peripheral applications, combining high-side switching, regulation, and protocol-aware signaling (DP0_RST, PG) to simplify USB system design.
FAQ
What is the key functional difference between TPS2075DBG4 and TPS2074DB?
The primary functional difference lies in BPMODE logic polarity: TPS2075DBG4 asserts BPMODE high during bus-powered operation, whereas TPS2074DB asserts it low. All other electrical specifications, pinout, package, and feature set-including per-port current limiting, 3.3-V LDO, DP0_RST, and PG_DLY timing-are identical. This distinction mandates firmware or logic-level adaptation when substituting between the two in an existing design.
Does TPS2075DBG4 require external capacitors, and what values are recommended?
Yes, TPS2075DBG4 requires multiple external capacitors: a 0.1-µF ceramic + 10-µF bulk capacitor on BP–AGND; 0.1-µF + 68-µF on SP–AGND; 33-µF (min) on each OUTx–GND; and 4.7–33-µF on 3.3V_OUT–GND with 0.2–10-Ω ESR. The PG_DLY pin needs a timing capacitor (e.g., 0.47 µF for 190-ms delay). These values ensure stable regulation, transient suppression, and compliant USB hub reset timing.
How does the automatic SP-to-BP switchover work in TPS2075DBG4?
When BP_DIS is low and SP voltage exceeds 4.5 V, TPS2075DBG4 operates in self-powered mode. If SP drops below 4.0 V (UVLO stop threshold), it automatically switches to bus-powered mode using BP as the output source. This transition is disabled by pulling BP_DIS high. The BPMODE output updates accordingly, and PG/DP0_RST timing remains synchronized to maintain hub controller compatibility during mode change.
Can TPS2075DBG4 drive USB 2.0 high-speed (480 Mbps) downstream ports directly?
No, TPS2075DBG4 does not interface with USB data lines (D+/D–); it manages only VBUS power delivery to downstream ports. High-speed signal integrity depends on the hub controller IC and PCB layout-not the TPS2075DBG4. Its role is strictly power switching, regulation, and reset signaling (DP0_RST), making it fully compatible with any USB 2.0 hub controller that accepts 3.3-V supply and responds to PG/DP0_RST timing.
What thermal protection mechanisms does TPS2075DBG4 implement per port?
TPS2075DBG4 provides per-port overcurrent protection via internal sense FETs (not resistors), triggering OC1–OC4 low within 1–10 ms. It also features global thermal shutdown with two thresholds: first trip at 140°C (latching off until cooldown), second at 150°C. Hysteresis (15–25°C) prevents oscillation. These protections operate independently of enable states and remain active even when ENx pins are deasserted.
TPS2075DBG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 24-SSOP (0.209", 5.30mm Width)
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Switch Type:
- USB Switch
- Number of Outputs:
- 4
- Ratio - Input:Output:
- 1:4
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 4.5V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 100mA
- Rds On (Typ):
- 100mOhm
- Input Type:
- -
- Features:
- Power Good, Status Flag
- Fault Protection:
- Over Temperature
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
TPS2075DBG4 FAQ
1.How can I place an order for TPS2075DBG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2075DBG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2075DBG4 reliable?
The price and inventory of TPS2075DBG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2075DBG4 is usually 5 days.
3.What payment methods are accepted for TPS2075DBG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2075DBG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2075DBG4?
TPS2075DBG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2075DBG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2075DBG4?
For technical support, including TPS2075DBG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2075DBG4 requirements.
6.How does Aetrix verify that TPS2075DBG4 is sourced from the original manufacturer or authorized distributors?
All TPS2075DBG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2075DBG4 meets industry standards.
7.What is the process for return or replacement of TPS2075DBG4?
All TPS2075DBG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS2075DBG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2075DBG4 part is unused and in its original packaging.
Return procedure for TPS2075DBG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2075DBG4 Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
