My Inquiry
My Account
Texas Instruments TPS2540ARTER
- Part No.:
- TPS2540ARTER
- Manufacturer:
- Texas Instruments
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
TPS2540ARTER.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:1 16WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,064
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2540ARTER from Texas Instruments is a USB 2.0 BC1.2-compliant charging port power switch and controller integrating a 73-mΩ high-side MOSFET, 2.6-GHz data-line analog switch, and D+/D− identification logic. It delivers up to 2.5 A output current with adjustable current limiting (via ILIM0/ILIM1 resistors), supports DCP/CDP/SDP modes, and operates from 4.5 V to 5.5 V input. It is used in notebook PCs and intelligent USB hosts for fast-charging handshaking with Apple and BC1.2-compliant devices.
For engineers reviewing the TPS2540ARTER datasheet, TPS2540ARTER pinout, TPS2540ARTER application, or TPS2540ARTER equivalent, key selection criteria include its dual-role USB power/data switching capability, programmable current limit (185–2650 mA), fault-deglitched open-drain FAULT output, thermal shutdown at 155°C, and QFN-16 RTE package with exposed thermal die.
Technical Context
The TPS2540ARTER integrates three functional blocks: a current-limited power switch with EN control and ILIM_SEL-selectable thresholds, a high-bandwidth bidirectional D+/D− analog switch (2.6 GHz BW, <6.2 pF on-state capacitance), and a USB charging port identification engine supporting BC1.2 DCP, CDP, SDP, and Apple Divider Mode. Its CTL1–CTL3 inputs configure charge mode without host software intervention.
It implements auto-detect logic that sequences D+/D− voltage sourcing and sensing per BC1.2 and YD/T 1591-2009 standards, including shorted-mode detection (125–200 Ω DP/DM resistance) and divider-mode biasing (DP_IN = 2.0 V, DM_IN = 2.7 V). The FAULT pin asserts after 5–12 ms deglitch delay during overcurrent or overtemperature events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 5.5 V - matches standard USB VBUS supply; UVLO rising threshold at 4.1 V ensures stable turn-on. |
| Continuous Output Current | 0 A to 2.5 A - supports high-power charging; current limit set externally via RILIM0/RILIM1 (16.9 kΩ–750 kΩ). |
| Power Switch RDS(on) | 73 mΩ (typ.) - enables low conduction loss (<185 mW at 1.5 A); specified at 25°C and 2 A. |
| Data Switch Bandwidth | 2.6 GHz - preserves USB 2.0 HS signal integrity; measured at –3 dB point with 50 Ω termination. |
| Fault Response Time | 5–12 ms deglitch - prevents false trips from transient overloads while ensuring reliable short-circuit protection. |
| Thermal Shutdown Threshold | 155°C - protects against sustained overload; 10°C hysteresis prevents oscillation near trip point. |
| Package | 16-pin QFN (RTE) with exposed thermal pad - provides 3.9°C/W junction-to-case (bottom) thermal resistance for efficient PCB heat sinking. |
Pinout & Package
TPS2540ARTER uses a 16-pin QFN package (RTE) with 3.0 mm × 4.0 mm footprint and 0.4 mm pitch. The exposed thermal pad (Pin N/A) must be soldered to a GND plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN (Pin 1) | Power Input | Accepts 4.5–5.5 V VBUS; requires local 0.1 µF ceramic decoupling to GND. |
| OUT (Pin 12) | Switched Power Output | Delivers current-limited power to USB connector; supports discharge via EN=LOW in "000" mode. |
| GND (Pin 14) | Ground Reference | Primary ground return; connects directly to exposed thermal pad for thermal management. |
| EN (Pin 5) | Enable Control | Active-high logic input; device disabled when pulled LOW; threshold = 0.9–1.65 V with 200 mV hysteresis. |
| FAULT (Pin 13) | Fault Indicator | Open-drain output asserted LOW during overcurrent or overtemperature; sinks 1 mA max at 100 mV. |
| ILIM0 (Pin 16) / ILIM1 (Pin 15) | Current Limit Set Inputs | Analog inputs tied to GND via resistors; select 185–2650 mA limit range depending on ILIM_SEL state. |
| ILIM_SEL (Pin 4) | Limit Threshold Selector | Logic input choosing between ILIM0 (LO) or ILIM1 (HI) resistor networks for dual current-limit configuration. |
| CTL1–CTL3 (Pins 6–8) | Charge Mode Control | 3-bit logic interface selecting DCP, CDP, SDP, or auto-detect; "000" forces OUT discharge. |
| DP_IN/DM_IN (Pins 10/11) | USB Data In (Peripheral Side) | Bidirectional D+/D− lines connected to USB receptacle; support BC1.2 handshake and Apple Divider Mode biasing. |
| DP_OUT/DM_OUT (Pins 3/2) | USB Data Out (Host Side) | Connect to USB host controller; low-capacitance (5.4–6.2 pF) and low-RON (2–6 Ω) preserve signal fidelity. |
Key Features
| Feature | Design Value |
|---|---|
| BC1.2 & YD/T 1591-2009 Compliance | Hardware-based DCP/CDP/SDP detection eliminates firmware dependency; meets full battery charging spec requirements. |
| 2.6-GHz USB 2.0 Data Switch | Preserves eye diagram integrity with <0.25 ns propagation delay and >52 dB on-state isolation at 250 MHz. |
| Adjustable Current Limit (185–2650 mA) | Two independent resistor-programmable thresholds enable flexible design for diverse peripheral power profiles. |
| De-glitched FAULT Output | 5–12 ms assertion/deassertion filtering prevents nuisance trips during hot-plug transients or cable bounce. |
| Exposed Thermal Pad (QFN RTE) | 3.9°C/W junction-to-case (bottom) resistance enables >2.5 A continuous operation with minimal board area. |
Applications
| USB Notebook Charging Port | Universal Wall Adapter Interface |
|---|---|
Use Scenario: Notebook PC implementing USB-C or legacy USB-A downstream ports with fast-charging capability for smartphones and tablets. IC Role / Device Role / Timing Role: Acts as BC1.2-compliant charging port controller and power/data switch; manages VBUS delivery and D+/D− handshaking autonomously. Use Value: Enables 1.5 A CDP or 2.5 A DCP charging without host CPU involvement; reduces BOM count by integrating switch + ID logic + data path. |
Use Scenario: Universal wall charger supporting multiple legacy devices (iPod, iPhone, Android BC1.2 phones) via single USB-A port. IC Role / Device Role / Timing Role: Provides Apple Divider Mode (2.0 V/2.7 V D+/D− bias) and BC1.2 shorted-mode (125–200 Ω) detection simultaneously. Use Value: Delivers correct charging current across non-interoperable standards; eliminates need for separate mode-selection ICs or microcontrollers. |
| USB Hub with Charging Support | Industrial USB Host Terminal |
Use Scenario: Powered USB 2.0 hub adding high-current charging capability to peripherals like external SSDs or VoIP phones. IC Role / Device Role / Timing Role: Serves as per-port power switch and data-line isolator; enables independent current limiting and fault reporting per downstream port. Use Value: Prevents bus-wide shutdown during single-port overload; maintains data connectivity while limiting current to safe levels. |
Use Scenario: Ruggedized industrial terminal with embedded USB host for barcode scanners, payment readers, and HID devices requiring reliable charging. IC Role / Device Role / Timing Role: Functions as robust VBUS switch with thermal shutdown (155°C) and ESD-hardened I/O (8 kV HBM on data lines). Use Value: Ensures uninterrupted operation in temperature-varying environments; withstands repeated hot-plug cycles without degradation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB charging port controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2540AARTER | Longer detach detection time (≤9 s vs. ≤0.9 s); identical pinout, package, and feature set. | Better compatibility with non-compliant legacy devices requiring extended DCP low-DP_IN timing. | Select TPS2540AARTER if supporting older accessories with nonstandard BC1.2 timing behavior. |
| TPS2541ARTER | Replaces EN with DSC (discharge control) input; same current limits, data switch, and identification logic. | Enables active OUT capacitor discharge on disable; required where rapid VBUS ramp-down is critical for system safety. | Choose TPS2541ARTER when OUT discharge functionality is mandatory and EN-based discharge is insufficient. |
Compared with TPS2540ARTER, TPS2540AARTER extends DCP detach timing for legacy device compatibility, while TPS2541ARTER replaces EN with DSC to guarantee controlled output discharge-neither offers pin-to-pin replacement without layout or firmware updates.
Availability
TPS2540ARTER is available at Aetrix Electronics and suitable for USB notebook charging ports, universal wall adapters, and industrial USB host terminals requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.
Supply support for TPS2540ARTER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, precision, and energy efficiency.
The TPS2540ARTER belongs to TI's USB power delivery and charging portfolio, designed specifically for intelligent USB host systems needing integrated BC1.2/YD-T 1591-2009 compliance, high-speed data switching, and robust overcurrent protection.
FAQ
What is the maximum continuous output current supported by the TPS2540ARTER?
The TPS2540ARTER supports a continuous output current of up to 2.5 A under recommended operating conditions (TJ ≤ 125°C, VIN = 5 V). Its actual current delivery depends on external current-limit resistors (ILIM0/ILIM1) and thermal management. At 2 A, typical RDS(on) is 73 mΩ, resulting in ~292 mW conduction loss-requiring adequate PCB copper area on the exposed thermal pad for sustained operation.
How does the TPS2540ARTER implement BC1.2 Dedicated Charging Port (DCP) detection?
The TPS2540ARTER implements BC1.2 DCP detection by shorting DP_IN and DM_IN through an internal 125–200 Ω switch when configured via CTL1–CTL3. It monitors the resulting voltage drop and timing (tDCPLOW ≤ 0.9 s for TPS2540ARTER) to confirm DCP presence. This hardware-based method requires no host processor interaction and complies fully with BC1.2 Section 4.2.2.
Can the TPS2540ARTER be used with USB 3.0 host controllers?
Yes, the TPS2540ARTER is compatible with USB 3.0 host controllers because it only switches the USB 2.0 D+/D− differential pair-not the SuperSpeed lanes. Its 2.6-GHz bandwidth, low on-capacitance (5.4–6.2 pF), and high off-isolation (>33 dB at 250 MHz) ensure minimal impact on USB 2.0 signaling integrity while leaving USB 3.0 TX/RX paths unaffected.
What is the purpose of the ILIM_SEL pin on the TPS2540ARTER?
The ILIM_SEL pin on the TPS2540ARTER selects between two independent current-limit thresholds: logic LOW activates the ILIM0 resistor network (e.g., 185–265 mA range), and logic HIGH activates the ILIM1 network (e.g., 2150–2650 mA range). This enables dynamic reconfiguration of output current limits during system operation-such as reducing current during thermal stress or enabling high-power charging only when requested.
Does the TPS2540ARTER provide overtemperature protection?
Yes, the TPS2540ARTER includes thermal shutdown protection that triggers at 155°C junction temperature and includes 10°C hysteresis. When activated, it disables the power switch and asserts the FAULT pin. Recovery occurs only after junction temperature falls below 145°C. This protection is independent of current-limit mode and operates even during fault conditions such as sustained short circuits.
TPS2540ARTER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 16-WFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- USB Switch
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 4.5V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 2.5A
- Rds On (Typ):
- 73mOhm
- Input Type:
- Non-Inverting
- Features:
- Status Flag
- Fault Protection:
- Current Limiting (Adjustable), Over Temperature, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WQFN (3x3)
TPS2540ARTER FAQ
1.How can I place an order for TPS2540ARTER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2540ARTER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2540ARTER reliable?
The price and inventory of TPS2540ARTER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2540ARTER is usually 5 days.
3.What payment methods are accepted for TPS2540ARTER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2540ARTER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2540ARTER?
TPS2540ARTER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2540ARTER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2540ARTER?
For technical support, including TPS2540ARTER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2540ARTER requirements.
6.How does Aetrix verify that TPS2540ARTER is sourced from the original manufacturer or authorized distributors?
All TPS2540ARTER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2540ARTER meets industry standards.
7.What is the process for return or replacement of TPS2540ARTER?
All TPS2540ARTER units undergo pre-shipment inspection (PSI). If there is an issue with TPS2540ARTER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2540ARTER part is unused and in its original packaging.
Return procedure for TPS2540ARTER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2540ARTER Tags
-
TPS22919DCKR
Texas Instruments
-
MIC2091-1YM5-TR
Microchip Technology
-
MIC2090-1YM5-TR
Microchip Technology
-
TPS22995RZFR
Texas Instruments
-
TPS22975DSGR
Texas Instruments
-
SIP32510DT-T1-GE3
Vishay Siliconix
-
ULN2003D1013TR
STMicroelectronics
-
MIC2005A-1YM5-TR
Microchip Technology
-
MIC2005A-1YM6-TR
Microchip Technology
-
TPS22916BYFPR
Texas Instruments
-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
