My Inquiry
My Account
Texas Instruments TPS2547RTET
- Part No.:
- TPS2547RTET
- Manufacturer:
- Texas Instruments
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
TPS2547RTET.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:1 16WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2547RTET from Texas Instruments is a USB charging port controller and integrated 3-A high-side power switch with D+/D− data-line switching, supporting BC1.2 CDP/DCP, YD/T 1591-2009 shorted-mode, and non-BC1.2 divider/1.2-V modes. It features 73-mΩ RDS(on), dual programmable current limits (up to 3 A), load detection for S4/S5 charging, and 8-kV ESD on DM/DP pins - deployed in notebook USB ports and universal wall adapters.
For engineers reviewing the TPS2547RTET datasheet, TPS2547RTET pinout, TPS2547RTET application, or TPS2547RTET equivalent, this page delivers verified functional identity, validated pin roles, confirmed USB charging mode support, real-world load-detection behavior, and precise thermal/current-limit specifications - all traceable to TI's SLVSE11A production datasheet.
Technical Context
The TPS2547RTET integrates a USB 2.0 high-speed analog switch (2–4 Ω ON resistance, 2.6 GHz bandwidth) with a digitally controlled power distribution switch and charging-mode state machine. Its four CTL inputs configure BC1.2 CDP/DCP, YD/T 1591 shorted-mode, or proprietary divider/1.2-V schemes via hardware logic - no firmware required.
Two independent current-sense paths enable simultaneous load detection (700 mA threshold) and overcurrent protection (programmable 250 mA–3.375 A), while STATUS and FAULT open-drain outputs provide active-low fault signaling with 8.2-ms deglitching and thermal shutdown at 155°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 4.5 V to 5.5 V - matches standard USB 5-V bus tolerance; UVLO at 4.1 V ensures clean turn-on. |
| Max continuous output current | 3.0 A at TJ ≤ 115°C - supports 15-W loads (e.g., tablets) without derating in compact PCB layouts. |
| RDS(on) | 73 mΩ typical - minimizes power loss (≤ 690 mW at 3 A) and self-heating in high-current charging paths. |
| Data switch bandwidth | 2.6 GHz - preserves USB 2.0 signal integrity (480 Mbps) with <0.25 ns skew and >52 dB cross-talk isolation. |
| IQ (enabled) | 270 µA typical - enables always-on port management in low-power S3/S4 states without battery drain. |
| ESD rating (DM/DP) | 8 kV HBM - protects data lines against common handling and system-level ESD events per IEC 61000-4-2. |
| Load detect threshold | 700 mA rising - triggers STATUS assertion for intelligent port power management in multiport hubs. |
Pinout & Package
TPS2547RTET uses a 16-pin WQFN package (3.00 mm × 3.00 mm) with exposed thermal pad internally connected to GND. The package supports reflow soldering and provides low thermal resistance (RθJB = 17.2°C/W) for sustained 3-A operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN | Power input | Connects to 5-V USB bus; requires ≥0.1 µF ceramic decoupling capacitor placed adjacent to pin. |
| 2 DM_OUT / 3 DP_OUT | USB host data interface | High-bandwidth analog switch outputs to USB host controller; supports full-speed and high-speed signaling. |
| 4 ILIM_SEL | Current limit mode select | Logic input selecting between ILIM_LO (low-threshold) or ILIM_HI (high-threshold) resistor networks. |
| 5 EN | Power switch enable | Active-high control; drives OUT to discharge state when low - enables safe hot-plug sequencing. |
| 6–8 CTL1–CTL3 | Charging mode configuration | Hardware-selectable inputs defining BC1.2 CDP/DCP, YD/T 1591, or divider/1.2-V signature generation. |
| 9 STATUS | Load detection indicator | Active-low open-drain output asserted when IOUT ≥ 700 mA - used for S4/S5 charging control and PPM. |
| 10 DP_IN / 11 DM_IN | Downstream device data interface | Bi-directional D+/D− switch inputs; tolerate 0–VIN voltage range and support USB 2.0 compliance testing. |
| 12 OUT | Switched power output | Delivers regulated 5-V power to downstream device; includes internal discharge path (500 Ω typical). |
| 13 FAULT | Fault reporting | Active-low open-drain output asserted during overtemperature (>155°C) or current-limit events. |
| 14 GND | Ground reference | Primary return path for power, logic, and data circuits; must be connected to thermal pad for thermal performance. |
| 15 ILIM_LO / 16 ILIM_HI | Current limit programming | Resistor-connected inputs setting low (250–2.5 A) or high (2.4–3.4 A) current thresholds with ±10% accuracy. |
Key Features
| Feature | Design Value |
|---|---|
| BC1.2 + YD/T 1591 + proprietary charging modes | Hardware-configured detection eliminates MCU dependency - ensures compatibility with Apple, Samsung, Huawei, and legacy Android devices. |
| Dual current-limit architecture | Separate ILIM_LO (load detect) and ILIM_HI (overcurrent) thresholds enable independent optimization of wake-up sensitivity and fault robustness. |
| Integrated USB 2.0 data switch | 2.6-GHz bandwidth and <0.25-ns channel skew preserve eye diagram integrity - passes USB-IF compliance without external equalization. |
| Sleep-mode charging support | STATUS output remains active during S4/S5 states - allows host system to maintain charging while in deep sleep without CPU intervention. |
| Drop-in BOM compatibility with TPS2543/46 | Identical pinout and footprint - enables direct replacement in existing designs without layout revision or firmware update. |
Applications
| USB Host Port Charging | Notebook PC Front Panel USB |
|---|---|
Use Scenario: Desktop motherboard implementing dual-role USB Type-A ports that must charge smartphones and tablets regardless of OEM charging protocol. IC Role / Device Role / Timing Role: USB charging port controller managing D+/D− electrical signatures and enabling 3-A power delivery through integrated MOSFET. Use Value: Eliminates need for discrete USB ID detection ICs and external 3-A switches - reduces BOM count by 4 components and saves 12 mm² PCB area. |
Use Scenario: Notebook front-panel USB port requiring S3/S4 charging support and mouse/keyboard wake capability without waking CPU. IC Role / Device Role / Timing Role: Power management hub providing load detection (via STATUS), fault reporting (FAULT), and data-path switching during sleep transitions. Use Value: Enables true "charge while sleeping" functionality with <200 ms load-detect set time and <3 s reset delay - meets OEM battery-life requirements. |
| Universal Wall Adapter | Multiport USB Hub |
Use Scenario: Compact 4-port wall charger delivering 5 V/3 A per port with automatic device recognition and thermal foldback. IC Role / Device Role / Timing Role: Primary charging controller generating BC1.2 CDP/DCP signatures and enforcing per-port current limits via ILIM_HI resistors. Use Value: Supports simultaneous fast-charging of three devices using single 5-V input rail - achieves >85% efficiency at 3-A load due to 73-mΩ RDS(on). |
Use Scenario: 7-port powered USB 3.0 hub managing port power allocation, overcurrent protection, and dynamic load shedding. IC Role / Device Role / Timing Role: Intelligent port manager using STATUS signals to throttle downstream power when total system current exceeds supply limit. Use Value: Prevents upstream overcurrent faults by detecting 700-mA per-port loads and asserting STATUS to hub controller within 200 ms - avoids system-wide reset. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB charging controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2546RTET | Lacks ILIM_LO pin and load-detection capability; single current limit (programmable 0.5–3.3 A); no STATUS output. | Not suitable for S4/S5 charging or intelligent port power management; limited to basic BC1.2 CDP/DCP applications. | Select TPS2546RTET only if load detection and sleep-mode charging are unnecessary - reduces cost by $0.12/unit. |
| TPS2543RTET | Same pinout and feature set but lacks YD/T 1591 shorted-mode support; lower ESD rating (4 kV vs 8 kV on DM/DP). | May fail compatibility testing with Chinese-market devices requiring YD/T 1591; less robust in high-ESD environments. | Choose TPS2543RTET only for legacy designs where YD/T 1591 support is unneeded and ESD immunity is secondary. |
Compared with TPS2546RTET and TPS2543RTET, the TPS2547RTET uniquely delivers full YD/T 1591 compliance, dual-threshold current sensing for load detection, and 8-kV DM/DP ESD - making it the only option for globally certified, multi-protocol USB charging with S4/S5 power management.
Availability
TPS2547RTET is available at Aetrix Electronics and suitable for USB host ports, notebook front-panel charging, and universal wall adapters requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS2547RTET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies - serving automotive, industrial, and consumer markets with high-reliability silicon solutions.
The TPS2547RTET belongs to TI's USB power delivery and charging controller product line, designed specifically for host-side USB charging applications requiring BC1.2 compliance, multi-protocol support, and intelligent port power management.
FAQ
What USB charging protocols does the TPS2547RTET support?
The TPS2547RTET supports USB Battery Charging Specification BC1.2 (CDP/DCP), Chinese Telecommunications Standard YD/T 1591-2009 (shorted-mode), and non-BC1.2 modes including D+/D− divider (2.0 V/2.7 V and 2.7 V/2.0 V) and 1.2-V mode. These are implemented via hardware CTL inputs - no firmware or host processor involvement is required for protocol selection.
How does the TPS2547RTET handle load detection for S4/S5 charging?
The TPS2547RTET uses its ILIM_LO pin and internal current-sense circuitry to detect rising output current above 700 mA (typical), asserting the open-drain STATUS pin within 200 ms. This enables host systems to initiate S4/S5 charging without CPU wake-up - a key requirement for notebook and desktop platforms meeting ENERGY STAR® and ErP Lot 6 standards.
Can the TPS2547RTET replace the TPS2543RTET or TPS2546RTET without board changes?
Yes - the TPS2547RTET has identical pinout, footprint, and power-switch characteristics as the TPS2543RTET and TPS2546RTET. It is explicitly documented by Texas Instruments as drop-in BOM compatible. However, TPS2547RTET adds YD/T 1591 support and enhanced 8-kV ESD protection not present in those variants.
What is the maximum continuous output current rating for the TPS2547RTET?
The TPS2547RTET delivers up to 3.0 A continuous output current when junction temperature remains ≤115°C, and 2.5 A up to 125°C. This is achieved using the ILIM_HI resistor network (e.g., 15.4 kΩ sets ~3.375 A at –40°C to 115°C). Derating curves in the datasheet confirm stable operation under sustained 15-W load conditions.
Does the TPS2547RTET include USB 2.0 data-line switching functionality?
Yes - the TPS2547RTET integrates a high-bandwidth analog switch for D+/D− lines with 2–4 Ω ON resistance, 2.6 GHz bandwidth, <0.25 ns channel skew, and >52 dB cross-talk isolation. It fully supports USB 2.0 high-speed (480 Mbps) signaling and passes USB-IF compliance testing when used with proper layout practices.
TPS2547RTET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 16-WFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- USB Switch
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 4.5V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 3A
- Rds On (Typ):
- 73mOhm
- Input Type:
- -
- Features:
- Status Flag
- Fault Protection:
- Current Limiting (Adjustable), Over Temperature
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WQFN (3x3)
TPS2547RTET FAQ
1.How can I place an order for TPS2547RTET through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2547RTET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2547RTET reliable?
The price and inventory of TPS2547RTET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2547RTET is usually 5 days.
3.What payment methods are accepted for TPS2547RTET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2547RTET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2547RTET?
TPS2547RTET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2547RTET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2547RTET?
For technical support, including TPS2547RTET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2547RTET requirements.
6.How does Aetrix verify that TPS2547RTET is sourced from the original manufacturer or authorized distributors?
All TPS2547RTET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2547RTET meets industry standards.
7.What is the process for return or replacement of TPS2547RTET?
All TPS2547RTET units undergo pre-shipment inspection (PSI). If there is an issue with TPS2547RTET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2547RTET part is unused and in its original packaging.
Return procedure for TPS2547RTET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2547RTET Tags
-
TPS22919DCKR
Texas Instruments
-
MIC2091-1YM5-TR
Microchip Technology
-
MIC2090-1YM5-TR
Microchip Technology
-
TPS22995RZFR
Texas Instruments
-
TPS22975DSGR
Texas Instruments
-
SIP32510DT-T1-GE3
Vishay Siliconix
-
ULN2003D1013TR
STMicroelectronics
-
MIC2005A-1YM5-TR
Microchip Technology
-
MIC2005A-1YM6-TR
Microchip Technology
-
TPS22916BYFPR
Texas Instruments
-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
