Texas Instruments TPS259240DRCT
- Part No.:
- TPS259240DRCT
- Manufacturer:
- Texas Instruments
- Category:
- Current Regulation/Management
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS259240DRCT.pdf
- Description:
- IC ELECTRONIC FUSE 8% 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS259240DRCT from Texas Instruments is a 12-V eFuse IC with integrated 28-mΩ pass MOSFET, fixed 15-V overvoltage clamp, latched thermal shutdown, and reverse current blocking support via BFET-controlled external NFET. It operates from 4.5 V to 13.8 V, delivers up to 5-A adjustable current limit (±8% accuracy at 3.7 A), and enables controlled output slew rate via dV/dT capacitor-used in SSD power rails, server AUX supplies, and PCIe card hot-swap protection.
For engineers reviewing the TPS259240DRCT datasheet, TPS259240DRCT pinout, TPS259240DRCT application, or TPS259240DRCT equivalent, key selection criteria include its latched fault response (vs. auto-retry in TPS259241), BFET-driven back-to-back FET control for reverse current isolation, programmable ILIM resistor interface, and UL 2367 recognition for safety-critical power distribution.
Technical Context
The TPS259240DRCT implements a high-side eFuse architecture with dual-stage current limiting: a fast-trip comparator (160% of IOL) responds in 300 ns to short-circuit transients, while the main current-limit amplifier regulates sustained overload at user-set thresholds. Its BFET driver provides active gate control for an external blocking NFET, enabling true bidirectional isolation during input droop or failure.
Voltage protection includes a fixed 15-V internal overvoltage clamp (VOVC) that activates when VIN exceeds ~16.5 V, plus UVLO with 4.3-V rising threshold and 5% hysteresis. Thermal shutdown triggers at 150°C with 10°C hysteresis and latched behavior-requiring EN/UVLO toggle or power cycle to recover.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 4.5 V to 13.8 V input range; supports 12-V systems with 20-V absolute max rating for transient robustness |
| Current Limit Range | 1 A to 5 A adjustable via ILIM resistor (10–162 kΩ); ±8% accuracy at 3.7 A ensures precise fault margining |
| RDS(on) | 28 mΩ typical at 25°C; enables <100 mV drop at 3.5 A, minimizing conduction loss and self-heating |
| Overvoltage Clamp | Fixed 15-V clamping (VOVC) at output; protects downstream loads without external components during input surges |
| Fault Response | Latched shutdown on thermal or overcurrent fault; requires EN/UVLO toggle or power recycle to reset-prevents uncontrolled restarts |
| BFET Driver | 2 µA sourcing / 26-Ω sinking capability; drives external NFET gate for reverse current blocking in B2B configurations |
| dV/dT Control | 220 nA charging current into external capacitor; sets output ramp time from 0.7 ms (no cap) to >40 ms (1000 nF) |
Pinout & Package
TPS259240DRCT uses a 10-pin VSON package (3.00 mm × 3.00 mm) with exposed thermal pad. The package supports high-power dissipation (RθJA = 45.9°C/W) and is optimized for compact, thermally demanding board layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: dV/dT | Output slew rate programming node | Connects to GND via capacitor to set controlled voltage ramp at startup; floating defaults to minimum ramp time (~0.7 ms) |
| 2: EN/UVLO | Enable and undervoltage lockout input | Dual-function pin: high enables device and BFET; low disables pass FET and discharges BFET; also programs UVLO threshold with resistor divider |
| 3–5: VIN | Main power input | Three parallel pins reduce trace inductance and improve current sharing; accepts 4.5–13.8 V with 20-V transient rating |
| 6–8: OUT | Protected output | Three parallel pins deliver up to 5 A to load; connects to downstream circuitry after eFuse protection and OVP clamping |
| 9: BFET | Blocking FET gate driver output | Sources 2 µA to charge external NFET gate; sinks via 26-Ω resistor for sub-µs turnoff-enables reverse current isolation |
| 10: ILIM | Current limit programming node | Resistor to GND sets IOL from 1 A to 5 A; open or shorted resistor triggers fail-safe limits (0.73 A or 0.84 A) per UL60950 |
| EP: GND | Power and signal ground | Exposed thermal pad must be soldered to PCB ground plane for thermal performance and EMI reduction |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 28-mΩ pass MOSFET | Eliminates discrete FET and driver, reducing BOM count and layout area while maintaining <100 mV dropout at rated current |
| UL 2367 Recognition (E339631) | Validated for use in safety-critical power distribution; supports certification of end equipment without additional component-level testing |
| Latched thermal shutdown | Prevents automatic recovery during persistent overtemperature conditions-ensures system remains safe until operator intervention |
| Reverse current blocking via BFET | Enables true bidirectional isolation in back-to-back FET configurations, critical for SSD holdup capacitance management |
| Programmable dV/dT ramp control | Allows precise control of inrush current and output voltage rise time using only one external capacitor-no timing IC required |
| Fast-trip short-circuit protection | 300-ns response to >160% IOL events prevents destructive peak currents before main current limiter engages |
Applications
| SSD Power Rail Protection | Server AUX Supply Management |
|---|---|
|
Use Scenario: Protects NAND flash and controller from input surges, inrush, and reverse current during hot-plug or power droop. IC Role / Device Role / Timing Role: High-side eFuse providing overcurrent, overvoltage, and thermal protection with BFET-driven reverse blocking. Use Value: Prevents holdup capacitor discharge through body diode into failing input bus-maintains data integrity during brownout. |
Use Scenario: Secures auxiliary 12-V rails powering fans, sensors, and management controllers in multi-rail server PSUs. IC Role / Device Role / Timing Role: Fault-isolating power switch with latched shutdown to prevent cascading failures across shared input buses. Use Value: Enables selective shutdown of non-critical subsystems without affecting main CPU/memory rails-improves system availability. |
| PCIe Card Hot-Swap | Set-Top Box Power Sequencing |
|
Use Scenario: Controls power delivery to add-in PCIe cards during live insertion/removal, preventing bus glitches and connector arcing. IC Role / Device Role / Timing Role: Controlled-ramp eFuse with programmable dV/dT and fast-trip response for transient surge suppression. Use Value: Limits inrush to <1 A during card insertion while clamping input spikes to 15 V-meets PCIe hot-plug specification margins. |
Use Scenario: Manages 12-V supply to video decoder, tuner, and memory subsystems with coordinated ramp and fault containment. IC Role / Device Role / Timing Role: Adjustable-current eFuse with UVLO tracking and latched fault response for deterministic power sequencing. Use Value: Ensures clean power-up sequence across multiple SoC domains while isolating faults to single subsystems-reduces field returns. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar eFuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS259241DRCT | Auto-retry thermal shutdown vs. latched; identical pinout, specs, and features otherwise | Suitable where automatic recovery after cooling is acceptable (e.g., non-safety-critical peripherals) | Select TPS259241DRCT if system design permits autonomous restart after thermal fault clearance |
| TPS25942ARVCR | Wider 2.7–24-V input range; 4.5-mΩ RDS(on); no BFET pin; different package (16-pin WQFN) | Better suited for low-voltage industrial I/O or wide-input adapters; lacks reverse current blocking capability | Choose TPS25942ARVCR only when lower conduction loss and broader VIN range outweigh need for BFET-controlled isolation |
Compared with TPS259240DRCT, TPS259241DRCT offers identical protection features but recovers automatically after thermal faults, whereas TPS25942ARVCR trades BFET control and latched behavior for lower RDS(on) and wider input range-making it unsuitable as a drop-in replacement.
Availability
TPS259240DRCT is available at Aetrix Electronics and suitable for SSD power rail protection, server AUX supply management, and PCIe card hot-swap applications requiring stable component supply, long-term lifecycle support, and certified safety compliance.
Supply support for TPS259240DRCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, efficiency, and system-level integration.
The TPS25924x product line is designed specifically for high-density, high-reliability power distribution in storage, computing, and communications infrastructure-emphasizing integrated protection, minimal external components, and safety certification readiness.
FAQ
What is the primary function of the BFET pin on the TPS259240DRCT?
The BFET pin on the TPS259240DRCT sources 2 µA to charge and sinks current via a 26-Ω internal resistor to discharge the gate of an external NFET. This enables back-to-back FET configurations that block reverse current flow from load to source-critical in SSDs and other systems with large holdup capacitors. The BFET pin is inactive when left floating, and its operation is synchronized with EN/UVLO and VIN UVLO events.
How does the TPS259240DRCT differ from the TPS259241DRCT in fault handling?
The TPS259240DRCT implements latched thermal and overcurrent shutdown: once triggered, the output remains off until EN/UVLO is toggled low-then-high or power is cycled. In contrast, the TPS259241DRCT uses auto-retry behavior-automatically attempting restart after temperature falls below TSHDN – 10°C. Both share identical pinout, electrical specs, and protection features except for this fault recovery mode.
What is the recommended method to set the current limit for the TPS259240DRCT?
The TPS259240DRCT current limit is set by connecting a resistor (RILIM) between the ILIM pin and GND. Values from 10 kΩ to 162 kΩ yield 1 A to 5 A nominal limits, with ±8% accuracy at 3.7 A. For example, a 100-kΩ resistor sets ~3.75 A. Open or shorted RILIM invokes fail-safe limits (0.73 A or 0.84 A) validated under UL60950 single-point-failure testing.
Does the TPS259240DRCT require external components for overvoltage protection?
No-the TPS259240DRCT includes a fixed 15-V internal overvoltage clamp (VOVC) that activates when VIN exceeds ~16.5 V. This clamping occurs without any external components and protects downstream loads from input surges up to 20 V absolute maximum. The clamp operates independently of the current limit and thermal shutdown circuits, ensuring robust voltage defense even during overload conditions.
What package type and thermal characteristics apply to the TPS259240DRCT?
The TPS259240DRCT uses a 10-pin VSON package (DRC suffix) measuring 3.00 mm × 3.00 mm with an exposed thermal pad. Its thermal resistance is RθJA = 45.9°C/W (junction-to-ambient) and RθJB = 21.2°C/W (junction-to-board), enabling reliable operation at up to 5 A continuous current when properly mounted on a 2-layer PCB with ≥1 in² copper pour under the EP pad.
TPS259240DRCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- ±8%
- Voltage - Input:
- 4.5V ~ 13.8V
- Current - Output:
- 5A
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS259240DRCT FAQ
1.How can I place an order for TPS259240DRCT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS259240DRCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS259240DRCT reliable?
The price and inventory of TPS259240DRCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS259240DRCT is usually 5 days.
3.What payment methods are accepted for TPS259240DRCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS259240DRCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS259240DRCT?
TPS259240DRCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS259240DRCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS259240DRCT?
For technical support, including TPS259240DRCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS259240DRCT requirements.
6.How does Aetrix verify that TPS259240DRCT is sourced from the original manufacturer or authorized distributors?
All TPS259240DRCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS259240DRCT meets industry standards.
7.What is the process for return or replacement of TPS259240DRCT?
All TPS259240DRCT units undergo pre-shipment inspection (PSI). If there is an issue with TPS259240DRCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS259240DRCT part is unused and in its original packaging.
Return procedure for TPS259240DRCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS259240DRCT Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

