Texas Instruments TPS25940LRVCR
- Part No.:
- TPS25940LRVCR
- Manufacturer:
- Texas Instruments
- Category:
- Current Regulation/Management
- Package:
- 20-WFQFN Exposed Pad
- Datasheet:
-
TPS25940LRVCR.pdf
- Description:
- IC ELECTRONIC FUSE 8% 20WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:6,342
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS25940LRVCR from Texas Instruments is a 2.7–18 V eFuse power switch with true reverse current blocking, DevSleep™ mode (95 µA IQ), and adjustable current limit (0.6–5.3 A ±8%). It integrates back-to-back FETs for bidirectional control and supports SATA Device Sleep compliance in SSD power rails.
For engineers reviewing the TPS25940LRVCR datasheet, TPS25940LRVCR pinout, TPS25940LRVCR application, or TPS25940LRVCR equivalent, key selection criteria include its 42 mΩ RON (typ), IMON current monitor output (±8%), programmable dV/dt ramp control, and latched fault response per TPS25940L variant.
Technical Context
The TPS25940LRVCR implements dual internal N-channel MOSFETs in back-to-back configuration to enable true reverse current blocking-triggering shutdown when V(IN) < V(OUT) − 9.3 mV (typ). Its DevSleep mode reduces quiescent current to 95 µA while maintaining fault monitoring via FLT and PGOOD outputs.
Programmable thresholds include EN/UVLO (0.99 V typ), OVP (0.99 V typ), PGTH (0.99 V typ), and ILIM set by external resistor (16.9–150 kΩ). Fault detection covers overvoltage, undervoltage, reverse voltage (1 µs shutoff), thermal shutdown (160°C), and fast-trip overcurrent (I(FASTRIP) = 1.5 × I(LIM) + 0.375 A).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 18 V - supports 3.3 V, 5 V, 12 V DC bus rails in SSDs and enterprise storage. |
| RON | 42 mΩ (typ) - limits conduction loss to ≤210 mW at 5 A, enabling compact thermal design. |
| Current Limit Range | 0.6 A to 5.3 A (±8%) - set by ILIM resistor; supports scalable protection across load profiles. |
| DevSleep IQ | 95 µA (typ) - meets SATA Device Sleep spec for ultra-low standby power in SSDs. |
| Reverse Blocking Threshold | V(IN) − V(OUT) < −9.3 mV (typ) - prevents backfeed from holdup capacitors into failed supplies. |
| IMON Accuracy | ±8% - provides reliable analog current sensing for system-level load monitoring and diagnostics. |
| PGOOD Delay | 0.54 ms (typ) - de-glitched output ensures stable power-good assertion before downstream logic enables. |
Pinout & Package
TPS25940LRVCR uses a 20-pin WQFN package (3.00 mm × 4.00 mm) with exposed thermal pad. Pin numbering follows top-view layout; PowerPAD™ must be soldered to PCB ground plane via multiple vias for thermal integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DEVSLP (Pin 1) | Active-high DevSleep enable input | Assert high to enter 95 µA low-power state while retaining fault monitoring capability. |
| PGOOD (Pin 2) | Open-drain power-good indicator | Signals valid output voltage after de-glitch delay; requires external pull-up for logic-level interface. |
| PGTH (Pin 3) | Power-good threshold reference input | Sets PGOOD activation point (0.99 V typ); tied to VOUT for standard 1:1 monitoring. |
| OUT (Pins 4–8) | Power output terminals | Parallel-connected pins reduce trace resistance and improve current sharing; connect directly to load rail. |
| IN (Pins 9–13) | Power input terminals | Parallel-connected pins minimize input path impedance; accept 2.7–18 V supply with transient tolerance to 20 V. |
| EN/UVLO (Pin 14) | Enable and UVLO sense input | Enables device above 0.99 V; asserts fault on undervoltage; pulled low to reset latch in TPS25940L. |
| OVP (Pin 15) | Overvoltage protection threshold input | Triggers immediate FET shutdown if input exceeds 0.99 V; supports programmable OV threshold. |
| GND (Pin 16) | Ground reference | Primary signal and power return; must be connected to exposed PowerPAD for thermal and electrical performance. |
| ILIM (Pin 17) | Current limit programming node | Resistor to GND sets trip point (0.6–5.3 A); open/short configurations support UL60950 single-point failure testing. |
| dVdT (Pin 18) | Output voltage ramp rate control | Capacitor to GND sets soft-start time (e.g., 1 nF → 0.97 ms ramp to 11 V); prevents inrush stress. |
| IMON (Pin 19) | Analog current monitor output | Sources 52.3 µA/A (typ); resistor-to-GND converts to voltage proportional to load current. |
| FLT (Pin 20) | Open-drain fault flag output | Asserts low on any fault (OV, UV, reverse, thermal, overcurrent); supports wired-OR fault bus architecture. |
Key Features
| Feature | Design Value |
|---|---|
| True reverse current blocking | Shuts off in ≤1 µs when V(IN) < V(OUT) − 9.3 mV, preventing backfeed from holdup energy sources. |
| DevSleep™ mode | Reduces IQ to 95 µA while preserving FLT and PGOOD monitoring-enabling SATA-compliant low-power states. |
| Programmable dV/dt control | Adjustable soft-start via external capacitor eliminates inrush current spikes during hot-plug or power-up events. |
| Latched fault response | TPS25940L variant holds FLT low until EN/UVLO is cycled low, supporting fail-safe system recovery protocols. |
| UL 2367 recognition | File No. 169910 certified - validates safe operation under fault conditions for end-equipment safety compliance. |
Applications
| PCIe/SATA/SAS SSD Drives | Enterprise Storage RAID Cards |
|---|---|
Use Scenario: Power sequencing and fault protection for 2.5″ and M.2 SSDs in data center servers. IC Role / Device Role / Timing Role: eFuse controller managing IN→OUT power path, reverse blocking, and DevSleep entry/exit timing. Use Value: Enables SATA Device Sleep compliance with 95 µA standby IQ and prevents backfeed from 12 V holdup caps into failed 3.3 V rails. | Use Scenario: Isolating individual drive bays in multi-disk RAID enclosures during hot-swap or fault events. IC Role / Device Role / Timing Role: Load-switch eFuse providing per-drive overcurrent, OV/UV, and thermal protection with latched fault reporting. Use Value: Prevents cascading failures by isolating faulty drives while maintaining system uptime for remaining bays. |
| Telecom Router Line Cards | Adapter-Powered Set-Top Boxes |
Use Scenario: Protecting 12 V intermediate distribution buses feeding FPGA, PHY, and memory subsystems. IC Role / Device Role / Timing Role: Bidirectional eFuse enforcing reverse-blocking during redundant supply switchover and fast-trip response to short circuits. Use Value: Eliminates need for external reverse-blocking diodes; 1 µs shutoff preserves upstream DC-DC converter stability during faults. | Use Scenario: Managing power delivery from wall adapters to SoC, tuner, and HDMI subsystems in STBs. IC Role / Device Role / Timing Role: Primary load switch with programmable current limit and soft-start to prevent adapter overload during cold start. Use Value: Adjustable ILIM (0.6–5.3 A) accommodates varying adapter ratings; dV/dt control avoids tripping foldback protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar eFuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS25940ARVCR | Auto-retry fault response vs. latched; identical pinout, specs, and package. | Requires no manual reset after fault clearance; suited for systems needing autonomous recovery. | Select TPS25940ARVCR when automatic retry is preferred over manual EN cycling for fault recovery. |
| TPS259670RVCR | Higher voltage range (4.5–60 V), lower RON (18 mΩ), but no DevSleep mode or reverse blocking. | Targets industrial 24 V/48 V rails; lacks SATA Device Sleep support and true reverse blocking. | Choose TPS259670RVCR only for higher-voltage, high-current applications where DevSleep and reverse blocking are unnecessary. |
Compared with TPS25940ARVCR, the TPS25940LRVCR provides deterministic latched fault behavior essential for safety-critical SSD power management; versus TPS259670RVCR, it delivers unique DevSleep and reverse-blocking capabilities critical for storage-class devices operating at ≤18 V.
Availability
TPS25940LRVCR is available at Aetrix Electronics and suitable for PCIe/SATA SSD drives, enterprise RAID cards, and telecom line cards requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.
Supply support for TPS25940LRVCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The TPS25940x family is designed specifically for high-reliability power management in storage systems, emphasizing true reverse blocking, SATA Device Sleep compliance, and robust fault coverage for SSD and enterprise storage applications.
FAQ
What is the function of the DEVSLP pin on the TPS25940LRVCR?
The DEVSLP pin on the TPS25940LRVCR is an active-high input that enables DevSleep™ mode. When driven high, it reduces quiescent current to 95 µA (typ) while maintaining FLT and PGOOD monitoring functionality. This feature is essential for meeting SATA Device Sleep specifications in SSD applications, allowing the TPS25940LRVCR to remain responsive to faults even in ultra-low-power states.
How does the TPS25940LRVCR implement true reverse current blocking?
The TPS25940LRVCR implements true reverse current blocking using internal back-to-back N-channel FETs and a precision comparator that monitors V(IN) − V(OUT). It triggers immediate shutdown when V(IN) falls below V(OUT) − 9.3 mV (typ), achieving 1 µs response time. This prevents backfeed from load-side holdup capacitors into a failed or disconnected input supply-a critical requirement for SSDs and RAID systems with redundant power paths.
What distinguishes the TPS25940LRVCR from the TPS25940ARVCR?
The TPS25940LRVCR and TPS25940ARVCR share identical electrical specifications, pinout, and package, but differ in fault response behavior: TPS25940LRVCR features latched fault mode (FLT remains low until EN/UVLO is cycled), while TPS25940ARVCR auto-retries after a fixed delay. This makes the TPS25940LRVCR preferable for safety-critical SSD applications requiring explicit system-level fault acknowledgment before recovery.
Can the TPS25940LRVCR be used without an external ILIM resistor?
Yes-the TPS25940LRVCR supports open-circuit and short-circuit configurations on the ILIM pin for UL60950 single-point failure testing. With ILIM open, current limit defaults to 0.45 A (typ); with ILIM shorted, it defaults to 0.67 A (typ). However, for precise, adjustable current limiting between 0.6 A and 5.3 A, an external resistor (16.9–150 kΩ) is required. The TPS25940LRVCR datasheet specifies these default values and test conditions explicitly.
What thermal performance can be expected from the TPS25940LRVCR in a standard PCB layout?
In a standard 2-layer PCB layout with 2 oz copper and dedicated ground planes (14 cm² top, 20 cm² bottom), the TPS25940LRVCR achieves a junction-to-board thermal resistance (RθJB) of 13.6°C/W. At 5 A load and 42 mΩ RON, power dissipation is ~1.05 W, resulting in ~14.3°C temperature rise above board temperature. The exposed PowerPAD™ must be connected to the ground plane via ≥6 thermal vias to maintain junction temperature within the −40°C to 125°C operating range.
TPS25940LRVCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- ±8%
- Voltage - Input:
- 2.7V ~ 18V
- Current - Output:
- 5.3A
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-WQFN (3x4)
TPS25940LRVCR FAQ
1.How can I place an order for TPS25940LRVCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS25940LRVCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS25940LRVCR reliable?
The price and inventory of TPS25940LRVCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS25940LRVCR is usually 5 days.
3.What payment methods are accepted for TPS25940LRVCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS25940LRVCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS25940LRVCR?
TPS25940LRVCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS25940LRVCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS25940LRVCR?
For technical support, including TPS25940LRVCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS25940LRVCR requirements.
6.How does Aetrix verify that TPS25940LRVCR is sourced from the original manufacturer or authorized distributors?
All TPS25940LRVCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS25940LRVCR meets industry standards.
7.What is the process for return or replacement of TPS25940LRVCR?
All TPS25940LRVCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS25940LRVCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS25940LRVCR part is unused and in its original packaging.
Return procedure for TPS25940LRVCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS25940LRVCR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

