Texas Instruments TPS259480AYWPR
- Part No.:
- TPS259480AYWPR
- Manufacturer:
- Texas Instruments
- Category:
- Current Regulation/Management
- Package:
- 12-XFBGA, DSBGA
- Datasheet:
-
TPS259480AYWPR.pdf
- Description:
- 3.5-V TO 23-V, 12.2-M, 8-A EFUSE
- Quantity:
- Payment:

- Shipping:

Inventory:2,498
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS259480AYWPR from Texas Instruments is a 3.5V–23V, 8A bidirectional eFuse with integrated back-to-back FETs (RON = 12.2 mΩ typ), adjustable overcurrent limit (1–9 A), and true reverse current blocking (RCB) controlled via RCBCTRL pin. It delivers fast overvoltage protection (1 µs response), short-circuit trip (<1 µs), and slew-rate control for inrush management - deployed in USB PD port protection and priority power MUXing.
For engineers reviewing the TPS259480AYWPR datasheet, TPS259480AYWPR pinout, TPS259480AYWPR application, or TPS259480AYWPR equivalent, key selection criteria include its bi-directional power delivery capability (via RCBCTRL), auto-retry fault response, active-high SPLYGD/FLT outputs, and PowerWCSP 2.4 mm × 1.7 mm package compatibility with high-density USB-C and server board layouts.
Technical Context
The TPS259480AYWPR implements a linear ORing scheme using dual N-channel MOSFETs to achieve near-zero DC reverse current and ideal diode behavior with minimal forward voltage drop. Its RCBCTRL pin enables dynamic disable of reverse current blocking during steady-state operation - essential for USB On-The-Go (OTG) and Dual-Role Power (DRP) systems requiring bidirectional energy flow.
Protection logic integrates three-tiered current limiting: adjustable steady-state ILIM (1–9 A), scalable fast-trip threshold (2×ILIM), and fixed fast-trip (25.1 A typ). Overvoltage lockout (OVLO) is resistor-adjustable with 1 µs response, while thermal shutdown activates at 154°C with 10°C hysteresis - all coordinated without external microcontroller intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.5 V to 23 V - supports wide-input adapter, USB PD, and enterprise power rails without external regulation. |
| Continuous Current Rating | 8 A - sustains full load at TJ ≤ 125°C with 12.2 mΩ RON, enabling compact thermal design in space-constrained ports. |
| ON-Resistance (RON) | 12.2 mΩ (typ @ 25°C) - minimizes conduction loss (≤0.78 W at 8 A), critical for efficiency in always-on USB-C sink applications. |
| Overcurrent Response Time | <1 µs (fast-trip) - cuts off short-circuit faults before PCB trace damage or connector arcing occurs. |
| Overvoltage Lockout (OVLO) | Adjustable via resistor divider on OVLO pin, 1 µs response - protects downstream SoCs from transient surges up to 28 V abs max. |
| Reverse Current Blocking | True RCB with <1.1 µA leakage - prevents backfeed from battery or auxiliary rail into failed primary supply in ORing/MUX configurations. |
| Operating Junction Temp | –40°C to +125°C - qualified for industrial and automotive-adjacent embedded systems with extended thermal margins. |
Pinout & Package
TPS259480AYWPR uses a 12-ball PowerWCSP (YWP) package measuring 2.4 mm × 1.7 mm with 0.5 mm pitch - optimized for low thermal resistance (RθJA = 33.4°C/W) and high-density layout in portable and server applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN (Pins 5, 12) | Power Input | Primary input path; accepts 3.5–23 V; supports powering device from IN or OUT rail. |
| OUT (Pins 6, 11) | Power Output | Switched output to load; features true reverse current blocking unless RCBCTRL disables it. |
| EN/UVLO (Pin 1) | Enable / UVLO Control | Active-high enable with resistor-divider programmable undervoltage lockout (1.2 V typ rising threshold). |
| RCBCTRL (Pin 4) | Reverse Current Block Control | Active-high digital input to disable RCB for bi-directional power delivery in DRP/OTG mode. |
| ILM (Pin 9) | Current Limit & Monitor | Analog pin setting ILIM (1–9 A) via RILM; also outputs proportional current monitor signal (±6% accuracy ≥3 A). |
| dVdt (Pin 7) | Slew Rate Control | Capacitor-to-GND sets output turn-on slew rate (0.58–38.3 V/ms); prevents inrush-induced rail collapse. |
| FLT (Pin 4) | Fault Indicator | Open-drain active-low output signaling overvoltage, overcurrent, or thermal fault events. |
| SPLYGD (Pin 3) | Supply Good | Open-drain active-high output asserted after successful inrush and valid input - used for power sequencing in MUX designs. |
| GND (Pin 8) | Ground Reference | System ground connection for all internal circuits and protection comparators. |
| ITIMER (Pin 10) | Transient Blanking Timer | Capacitor-to-GND sets blanking interval allowing brief >ILIM peaks (e.g., motor startup) without false trip. |
| OVLO (Pin 2) | Overvoltage Threshold | Resistor-divider input to set OVLO threshold (1.2 V typ); doubles as active-low enable in alternate configurations. |
Key Features
| Feature | Design Value |
|---|---|
| Bi-directional power delivery support | RCBCTRL pin enables dynamic disable of reverse current blocking - required for USB PD DRP and OTG host/sink role switching. |
| Adjustable fast-trip overcurrent threshold | Scalable to 2×ILIM (e.g., 16 A trip at 8 A limit) - provides robust short-circuit protection while preserving start-up headroom. |
| Dual-rail power source compatibility | Operates when powered from IN or OUT - simplifies redundant supply architectures and eliminates need for external bias rails. |
| Programmable inrush control | dVdt pin accepts external capacitor to tune output slew rate (0.58–38.3 V/ms) - prevents voltage droop during hot-plug events. |
| Digital fault signaling | Separate open-drain FLT (active-low) and SPLYGD (active-high) outputs - enables precise system-level fault logging and power sequencing. |
Applications
| USB PD Port Protection | Priority Power MUXing |
|---|---|
|
Use Scenario: Protecting USB-C ports in smartphones, notebooks, and docks against input overvoltage, short circuits, and reverse current during cable insertion or adapter swap. IC Role / Device Role / Timing Role: eFuse providing bidirectional current limiting, fast OVLO (1 µs), and RCBCTRL-enabled DRP compliance. Use Value: Enables safe hot-swap of USB PD adapters without damaging SoC or battery; supports 100W+ power delivery with 8A continuous rating. |
Use Scenario: Selecting between primary AC adapter and backup battery or secondary DC supply in enterprise servers or storage enclosures. IC Role / Device Role / Timing Role: ORing controller with SPLYGD-driven switchover coordination and true RCB preventing backfeed between rails. Use Value: Eliminates need for discrete ideal diodes or complex PMIC sequencing; maintains uninterrupted power during source transitions. |
| Server Motherboard Protection | Enterprise Storage Power Management |
|
Use Scenario: Safeguarding 12V/5V rails feeding CPU VRMs, memory modules, or PCIe add-in cards from overcurrent and surge events. IC Role / Device Role / Timing Role: High-current eFuse with 8A rating, 12.2 mΩ RON, and thermal shutdown (154°C) for sustained reliability. Use Value: Reduces BOM count vs discrete FET + sense + comparator solutions; improves MTBF with integrated diagnostics (FLT/SPLYGD). |
Use Scenario: Managing power paths in HBAs, SAN controllers, and eSSDs where multiple supplies feed shared bus or storage ICs. IC Role / Device Role / Timing Role: Bi-directional eFuse supporting both upstream (host-to-device) and downstream (device-to-host) power flow per USB PD spec. Use Value: Enables flexible topology design (e.g., powered SSDs acting as hosts) while maintaining UL 2367 and IEC 62368-1 compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar eFuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS259472AYWPR | Fixed fast-trip threshold (22.8 A), latch-off fault response, active-low SPLYGD | Lacks RCBCTRL and bi-directional capability; suited for unidirectional protection only | Select when system requires guaranteed latched-off state after fault and no DRP/OTG functionality needed |
| TPS259421AYWPR | Lower current rating (5.5 A), same YWP package, identical RCBCTRL and dVdt control | Reduced thermal margin and peak power handling; not suitable for 100W USB PD | Choose for cost-sensitive, lower-power USB-C accessories where 8A headroom is unnecessary |
Compared with TPS259480AYWPR, TPS259472AYWPR trades bi-directional flexibility and auto-retry for deterministic latch-off safety, while TPS259421AYWPR retains full feature parity at reduced current capacity - making TPS259480AYWPR optimal for high-power, role-switching USB PD endpoints.
Availability
TPS259480AYWPR is available at Aetrix Electronics and suitable for USB PD port protection, server motherboard power management, and enterprise storage power MUXing requiring stable component supply across high-volume production cycles.
Supply support for TPS259480AYWPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with decades of eFuse innovation.
The TPS25948xx family was designed specifically for high-density, high-reliability power path protection in USB-C, data center, and industrial systems - emphasizing bi-directional control, fast fault response, and small-footprint thermal performance.
FAQ
What is the maximum continuous current rating for the TPS259480AYWPR?
The TPS259480AYWPR supports 8 A continuous current from IN to OUT or OUT to IN under recommended operating conditions (TJ ≤ 125°C). This rating is enabled by its low 12.2 mΩ typical ON-resistance and PowerWCSP thermal design, making it suitable for 100W USB PD applications where sustained high-current delivery is required without derating.
How does the RCBCTRL pin function in the TPS259480AYWPR?
The RCBCTRL pin on the TPS259480AYWPR is an active-high input that disables true reverse current blocking when asserted, enabling bi-directional power delivery in steady-state. This allows USB OTG or DRP operation where the device must supply power to peripherals - unlike standard eFuses, the TPS259480AYWPR maintains full overcurrent and OVLO protection even with RCB disabled.
Can the TPS259480AYWPR be powered from the output side (OUT pin)?
Yes, the TPS259480AYWPR supports dual-rail operation and can be powered from either the IN or OUT pin. When powered from OUT, it maintains full functionality including EN/UVLO monitoring, ILIM adjustment, and FLT/SPLYGD signaling - enabling flexible redundancy schemes such as battery-backed USB-C ports or failover power MUXes without external bias circuitry.
What is the response time for overvoltage protection on the TPS259480AYWPR?
The TPS259480AYWPR delivers overvoltage lockout (OVLO) protection with a typical response time of 1 µs from OVLO threshold violation to output cutoff. This ultra-fast reaction is achieved via dedicated internal comparators and is independent of external components - ensuring protection against transient surges (e.g., IEC 61000-4-5 28V events) before downstream ICs sustain damage.
Does the TPS259480AYWPR support adjustable slew rate control?
Yes, the TPS259480AYWPR provides adjustable output slew rate control via the dVdt pin: connecting a capacitor from dVdt to GND sets the turn-on rise time (0.58–38.3 V/ms depending on VIN and capacitance). This prevents inrush-induced voltage droop on shared rails and eliminates need for external soft-start circuitry in high-capacitance loads like SSDs or USB-C receptacles.
TPS259480AYWPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 12-XFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- High-Side
- Accuracy:
- ±10%
- Voltage - Input:
- 3.5V ~ 23V
- Current - Output:
- 8A
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-DSBGA (2.43x1.74)
TPS259480AYWPR FAQ
1.How can I place an order for TPS259480AYWPR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS259480AYWPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS259480AYWPR reliable?
The price and inventory of TPS259480AYWPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS259480AYWPR is usually 5 days.
3.What payment methods are accepted for TPS259480AYWPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS259480AYWPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS259480AYWPR?
TPS259480AYWPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS259480AYWPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS259480AYWPR?
For technical support, including TPS259480AYWPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS259480AYWPR requirements.
6.How does Aetrix verify that TPS259480AYWPR is sourced from the original manufacturer or authorized distributors?
All TPS259480AYWPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS259480AYWPR meets industry standards.
7.What is the process for return or replacement of TPS259480AYWPR?
All TPS259480AYWPR units undergo pre-shipment inspection (PSI). If there is an issue with TPS259480AYWPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS259480AYWPR part is unused and in its original packaging.
Return procedure for TPS259480AYWPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS259480AYWPR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

