Texas Instruments TPS259630DDAR
- Part No.:
- TPS259630DDAR
- Manufacturer:
- Texas Instruments
- Category:
- Current Regulation/Management
- Package:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS259630DDAR.pdf
- Description:
- IC ELECT FUSE 10.4% 8SO PWRPAD
- Quantity:
- Payment:

- Shipping:

Inventory:4,296
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS259630DDAR from Texas Instruments is a 2.7–19 V, 0.125–2-A adjustable eFuse with 89-mΩ on-resistance, fast 1.3-μs overvoltage lockout response, and accurate current monitoring (±5.5% at 1 A). It integrates undervoltage lockout, slew-rate control, thermal shutdown, and fault indication for robust power path protection in energy meters and UL 60335-1 appliance LPCs.
For engineers reviewing the TPS259630DDAR datasheet, TPS259630DDAR pinout, TPS259630DDAR application, or TPS259630DDAR equivalent, key selection criteria include adjustable OVLO threshold via resistor divider, latch-off fault behavior, SOIC-8 EP package thermal performance, and ±10.4% current limit accuracy across full 0.125–2-A range.
Technical Context
The TPS259630DDAR implements an integrated N-channel MOSFET with precision current-sense amplifier feeding the ILM pin (656 µA/A typical gain), enabling simultaneous current limiting and real-time load monitoring. Its OVLO circuit uses a dedicated analog input (pin 8) with 1.2-V nominal threshold and 95-mV hysteresis, requiring external resistor divider to set user-defined cutoff voltage.
Unlike TPS25962x variants, this device provides overvoltage lockout-not clamping-and latches off upon fault detection (no auto-retry). Thermal protection triggers at 157°C junction temperature with 11.5°C hysteresis, and dVdt pin (pin 2) controls output slew rate via external capacitor, decoupling turn-on timing from load capacitance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 19 V - supports wide industrial and appliance supply rails; absolute max 21 V prevents damage during transients. |
| Current Limit Range | 0.125 A to 2 A - set by single external RILM resistor (453 Ω to 7.87 kΩ); ±10.4% max error ensures predictable fault trip points. |
| On-Resistance | 89 mΩ (typical at VIN > 4 V, TJ = 25°C) - minimizes conduction loss and self-heating under full load. |
| OVLO Response Time | 1.3 μs (typical) - enables sub-microsecond shutdown before downstream ICs experience overvoltage stress. |
| Quiescent Current | 259 μA (typical) - enables low-power always-on monitoring without significant system standby drain. |
| Junction Temp Range | –40°C to +125°C - qualified for harsh environments including refrigerator compressors and washing machine motor drives. |
| Fault Behavior | Latch-off - requires EN/UVLO pin cycle to reset; eliminates uncontrolled re-enabling after short-circuit or overtemperature events. |
Pinout & Package
TPS259630DDAR is housed in an 8-pin SOIC package with exposed thermal pad (DDA), measuring 4.91 mm × 3.9 mm. The exposed pad must be soldered to PCB ground plane for optimal thermal performance (RθJA = 52.7°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference | Primary return path for internal circuits and thermal pad connection point; must be low-impedance to system ground. |
| dVdt (Pin 2) | Slew rate control input | Capacitor to GND sets output voltage ramp rate; open for fastest turn-on; critical for inrush current management. |
| EN/UVLO (Pin 3) | Enable & undervoltage lockout | Active-high logic input; resistor divider from IN sets UVLO threshold (1.2 V nominal); prevents operation below safe rail level. |
| IN (Pin 4) | Power input | Main high-side FET source connection; accepts 2.7–19 V input; rated to 21 V absolute max. |
| OUT (Pin 5) | Power output | Switched output node; delivers protected power to load; voltage follows IN minus drop across RON. |
| FLT (Pin 6) | Fault indicator | Open-drain active-low output; pulls low during overcurrent, overvoltage, or thermal fault; requires external pull-up. |
| ILM (Pin 7) | Current limit & monitor | Dual-function pin: sets current limit via RILM-to-GND; outputs voltage proportional to load current (656 µA/A typical). |
| OVLO (Pin 8) | Overvoltage lockout input | Analog input for resistor divider from IN; 1.2 V rising threshold enables precise, user-defined OVLO trip point (TPS25963x only). |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable OVLO | User-configurable overvoltage cutoff via resistor divider on OVLO pin-enables exact trip point matching for system-level safety margins. |
| Accurate current monitor | 656 µA/A typical gain on ILM pin with ±5.5% error at 1 A-supports closed-loop current telemetry without external sense amplifier. |
| Latch-off fault response | Hard shutdown on fault with manual reset via EN/UVLO-prevents repeated cycling into short-circuit or thermal runaway conditions. |
| IEC 61000-4-4 immunity | Electrical Fast Transient (EFT) hardened design-ensures reliable operation in noisy industrial environments like appliance motor controllers. |
| Thermal shutdown with hysteresis | 157°C trip with 11.5°C hysteresis-protects internal FET while avoiding oscillation near thermal limit during sustained overload. |
Applications
| Energy Meters | UL 60335-1 Appliance LPC |
|---|---|
Use Scenario: Protection of metrology ICs and communication modules against input surges and reverse polarity in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: High-side eFuse controlling power delivery to isolated RS-485 transceivers and ADC front-ends; responds within 1.3 μs to overvoltage events. Use Value: Eliminates need for discrete TVS diodes and fuse holders, reducing BOM count and board space while meeting IEC 62053 surge immunity requirements. | Use Scenario: Low-power controller supply in refrigerators, dishwashers, and washing machines compliant with UL 60335-1 Section 15. IC Role / Device Role / Timing Role: Primary power switch for 15-W LPC subsystems; provides current limiting, thermal foldback, and fault signaling to MCU. Use Value: Enables single-chip compliance with UL 60335-1 fault protection clauses (15.3.2, 15.3.3) without external current-sense resistors or comparators. |
| IP Network Cameras | Set-Top Boxes |
Use Scenario: PoE-powered camera modules requiring inrush control and overvoltage protection on 12-V or 24-V auxiliary rails. IC Role / Device Role / Timing Role: Hot-swap controller managing power-up sequencing and transient suppression for image sensor and ISP power domains. Use Value: Prevents brownout-induced video artifacts during cable hot-plug by regulating output slew rate via dVdt pin capacitor. | Use Scenario: Main 12-V rail protection in consumer STBs where EMI-sensitive tuners and demodulators require clean, stable power. IC Role / Device Role / Timing Role: Input-stage protector isolating downstream DC/DC converters from upstream AC/DC adapter faults and line transients. Use Value: Achieves <1.3-μs OVLO response and 89-mΩ RON to maintain tight output regulation while surviving 2-kV HBM ESD events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar eFuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS259631DDAR | Same OVLO architecture but auto-retry fault behavior instead of latch-off; identical pinout and electrical specs. | Preferred where automatic recovery after transient overloads is required (e.g., intermittent short-circuits in motor drivers). | Select TPS259631DDAR only if system firmware cannot manage manual reset; otherwise TPS259630DDAR provides safer fail-safe behavior. |
| TPS25942ARNR | 4.5–18 V input, 0.5–5.5 A range, 36-mΩ RON, QFN-16 package; includes programmable timer-based retry and enhanced diagnostics. | Targets higher-current, space-constrained designs needing digital configuration (I²C) and more granular fault logging. | Choose TPS25942ARNR when >2 A current capability, smaller footprint, or I²C configurability are required; not pin-compatible with TPS259630DDAR. |
Compared with TPS259631DDAR, TPS259630DDAR offers deterministic latch-off for safety-critical systems, while TPS25942ARNR trades SOIC-8 simplicity for higher performance and digital control-making TPS259630DDAR optimal for cost-sensitive, fixed-function 2-A protection where manual reset is acceptable.
Availability
TPS259630DDAR is available at Aetrix Electronics and suitable for energy metering, UL 60335-1 appliance LPCs, and IP network camera power management requiring stable component supply and long-term industrial availability.
Supply support for TPS259630DDAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with broad industrial and automotive qualification.
The TPS2596xx family is designed specifically for high-reliability, wide-input-voltage eFuse applications in energy infrastructure, white goods, and professional AV equipment-emphasizing precision current monitoring and sub-microsecond fault response.
FAQ
What is the overvoltage protection mechanism used by the TPS259630DDAR?
The TPS259630DDAR implements adjustable overvoltage lockout (OVLO), not clamping. It monitors input voltage via a resistor divider on the OVLO pin (pin 8) and shuts down the internal FET when the divided voltage exceeds 1.2 V (rising threshold). This latched-off state persists until the EN/UVLO pin is cycled. The TPS259630DDAR does not clamp output voltage like TPS25962x variants.
How do I set the current limit for the TPS259630DDAR?
Set the current limit for the TPS259630DDAR by connecting a resistor (RILM) between the ILM pin (pin 7) and GND. Values from 453 Ω to 7.87 kΩ configure limits from 2 A down to 0.125 A per the formula ILIM ≈ 0.656 V / RILM. The TPS259630DDAR datasheet provides a lookup table correlating resistance to current, with ±10.4% accuracy across the full range.
Does the TPS259630DDAR support adjustable output slew rate control?
Yes, the TPS259630DDAR supports adjustable output slew rate control via the dVdt pin (pin 2). Connecting a capacitor from dVdt to GND slows the output voltage ramp during turn-on, directly limiting inrush current. With no capacitor (pin floating), the device achieves maximum slew rate (e.g., 75.1 V/ms at 12 V input). The TPS259630DDAR's dVdt circuit is internally biased at 2.1 µA, enabling predictable SR tuning.
What is the thermal shutdown behavior of the TPS259630DDAR?
The TPS259630DDAR features thermal shutdown that triggers at 157°C junction temperature and remains latched off until the EN/UVLO pin is toggled. It includes 11.5°C hysteresis, so the device resets only after cooling to ~145.5°C. This latch-off behavior prevents uncontrolled cycling during sustained overload and differs from auto-retry variants like TPS259631DDAR. The exposed thermal pad must be soldered to PCB ground for effective heat dissipation.
Can the TPS259630DDAR be used in UL 60335-1 certified appliances?
Yes, the TPS259630DDAR is explicitly cited in TI's documentation for UL 60335-1 15-W Low Power Converter (LPC) applications in refrigerators, dishwashers, and washing machines. Its latch-off fault response, ±10.4% current limit accuracy, and IEC 61000-4-4 EFT immunity support compliance with Clause 15.3.2 (overcurrent protection) and Clause 15.3.3 (overtemperature protection) when implemented per TI's reference layouts and thermal guidelines.
TPS259630DDAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- ±10.4%
- Voltage - Input:
- 2.7V ~ 19V
- Current - Output:
- 2A
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO PowerPad
TPS259630DDAR FAQ
1.How can I place an order for TPS259630DDAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS259630DDAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS259630DDAR reliable?
The price and inventory of TPS259630DDAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS259630DDAR is usually 5 days.
3.What payment methods are accepted for TPS259630DDAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS259630DDAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS259630DDAR?
TPS259630DDAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS259630DDAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS259630DDAR?
For technical support, including TPS259630DDAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS259630DDAR requirements.
6.How does Aetrix verify that TPS259630DDAR is sourced from the original manufacturer or authorized distributors?
All TPS259630DDAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS259630DDAR meets industry standards.
7.What is the process for return or replacement of TPS259630DDAR?
All TPS259630DDAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS259630DDAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS259630DDAR part is unused and in its original packaging.
Return procedure for TPS259630DDAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS259630DDAR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

