Texas Instruments TPS3305-18DGNRG4
- Part No.:
- TPS3305-18DGNRG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS3305-18DGNRG4.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,433
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3305-18DGNRG4 from Texas Instruments is a dual-voltage supervisor IC for DSP and processor-based systems, monitoring 3.3 V (SENSE1) and 1.8 V (SENSE2) rails with factory-programmed 200 ms reset delay, watchdog timeout of 1.6 s (typ), and supply current of 40 µA. It asserts active-low and active-high RESET outputs when either sensed voltage falls below its threshold (2.93 V / 1.68 V typ) or WDI stalls - used in industrial embedded controllers requiring reliable power sequencing.
For engineers reviewing the TPS3305-18DGNRG4 datasheet, TPS3305-18DGNRG4 pinout, TPS3305-18DGNRG4 application, or TPS3305-18DGNRG4 equivalent, key selection criteria include dual-rail threshold accuracy (±30 mV hysteresis), MSOP-8 package thermal performance, MR input compatibility with 0.3×/0.7×VDD logic levels, and guaranteed RESET assertion down to VDD ≥1.1 V.
Technical Context
The TPS3305-18DGNRG4 integrates two independent voltage comparators with temperature-compensated 1.25 V reference, each feeding a latch-and-timer circuit that drives complementary RESET outputs. Its watchdog timer uses an internal oscillator to detect WDI inactivity exceeding 1.6 s (typ), triggering reset independently of supply rail status.
Reset assertion is synchronized across both SENSE inputs and MR/WDI events via internal logic that holds RESET low for the full 200 ms (typ) delay after all monitored conditions return to valid state - ensuring deterministic deassertion timing critical for FPGA configuration and DSP boot sequences.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supervised Voltages | 3.3 V (SENSE1) and 1.8 V (SENSE2) nominal rails - matches common DSP I/O and core supply pairs |
| VSENSE Thresholds (typ) | 2.93 V (SENSE1), 1.68 V (SENSE2) - enables reliable detection of 3.3 V/1.8 V rail undervoltage with ±3% tolerance |
| Reset Delay Time | 200 ms (typ), factory-programmed - eliminates external capacitor, simplifies BOM, ensures stable post-power-up hold-off |
| Watchdog Timeout | 1.6 s (typ) - provides sufficient margin for software execution loops while detecting hang conditions |
| Supply Current | 40 µA (max) - supports battery-backed operation and ultra-low-power system wake-up supervision |
| Operating Voltage Range | 2.7 V to 6 V - accommodates wide-input industrial supplies and legacy 5 V systems |
| Temperature Range | –40°C to +85°C - qualified for industrial and automotive under-hood environments |
Pinout & Package
HVSSOP-8 (DGN) package: 3.0 mm × 3.0 mm, 0.65 mm pitch, 1.1 mm max height, exposed thermal pad (Pin 9) - optimized for space-constrained PCB layouts and thermal dissipation in high-density digital systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SENSE1 (Pin 1) | Voltage monitor input 1 | Connects to 3.3 V rail; triggers reset if voltage drops below 2.93 V (typ) with 30 mV hysteresis |
| SENSE2 (Pin 2) | Voltage monitor input 2 | Connects to 1.8 V rail; triggers reset if voltage drops below 1.68 V (typ) with 30 mV hysteresis |
| WDI (Pin 3) | Watchdog timer input | Requires periodic toggle (≥1/1.6 s); stall >1.6 s asserts RESET regardless of SENSE states |
| GND (Pin 4) | Ground reference | Common return for all analog and digital circuits; must be low-impedance connection to PCB ground plane |
| RESET (Pin 5) | Active-low reset output | Open-drain output; sinks up to 5 mA; requires external pull-up for logic-level compatibility |
| RESET (Pin 6) | Active-high reset output | Push-pull output; drives high/low directly; compatible with FPGA/ASIC reset inputs without pull-up |
| MR (Pin 7) | Manual reset input | Active-low; debounced internally; overrides all other reset sources when asserted |
| VDD (Pin 8) | Supply voltage input | Power source for internal circuitry; operates from 2.7 V to 6 V; RESET valid down to 1.1 V |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises 3.3 V and 1.8 V rails with separate thresholds and hysteresis - eliminates need for two discrete supervisors |
| No external capacitor required | Factory-programmed 200 ms reset delay - removes timing capacitor, reduces component count, improves long-term reliability |
| Complementary RESET outputs | Both active-low (open-drain) and active-high (push-pull) outputs - supports mixed-logic-system interfacing without level-shifting |
| Watchdog timer with internal oscillator | 1.6 s timeout (typ) generated on-chip - no external timing components needed; immune to clock tree failures |
| Low quiescent current | 40 µA max supply current - enables use in always-on subsystems and battery-buffered applications |
Applications
| Industrial PLC Controller | Automotive ADAS ECU |
|---|---|
|
Use Scenario: Power-up sequencing and runtime fault detection in programmable logic controller modules with dual 3.3 V I/O and 1.8 V FPGA core supplies. IC Role / Device Role / Timing Role: Dual-rail supervisor enforcing 200 ms minimum reset hold time after both rails stabilize, plus watchdog supervision of firmware execution loop. Use Value: Prevents partial configuration of FPGA fabric by guaranteeing simultaneous release of both reset signals only after stable 3.3 V and 1.8 V rails are confirmed. |
Use Scenario: Safety-critical boot validation in automotive camera processing units where sensor interface (3.3 V) and vision processor core (1.8 V) must initialize coherently. IC Role / Device Role / Timing Role: Monitors both rails during cold start and hot reset; asserts RESET if either rail dips or WDI fails to toggle during image pipeline initialization. Use Value: Ensures deterministic boot state before CAN message transmission begins - meets ASIL-B functional safety timing requirements. |
| Notebook Embedded Controller | Wireless Baseband Processor |
|
Use Scenario: Embedded controller (EC) power management in thin-client notebooks using 3.3 V platform management bus and 1.8 V EC core. IC Role / Device Role / Timing Role: Provides coordinated reset assertion across dual supplies and detects EC firmware hangs via WDI monitoring. Use Value: Enables graceful EC recovery without full system reboot - reduces user-perceived latency during sleep/wake transitions. |
Use Scenario: Baseband processor supervision in LTE small-cell radios where RF front-end (3.3 V) and digital baseband (1.8 V) supplies require synchronized reset behavior. IC Role / Device Role / Timing Role: Supervises both rails during power cycling; uses MR input for hardware-triggered reset during radio calibration sequences. Use Value: Guarantees clean restart of digital signal processing pipelines after RF calibration interrupts - prevents corrupted FFT data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3305-18DGN | Same die, identical electrical specs, HVSSOP-8 package without G4 suffix (RoHS-compliant lead finish) | No functional difference; DGNR variant includes tape-and-reel packaging for automated assembly | Select TPS3305-18DGNR for volume SMT production; TPS3305-18DGNRG4 adds enhanced moisture sensitivity labeling per J-STD-020 |
| MAX6816EUT+T | Single-supply supervisor (1.8 V only), no watchdog, SO-6 package, 10 µA supply current | Lacks dual-rail capability and WDI functionality - suitable only for simplified 1.8 V-only systems | Choose only if design requires ultra-low current and monitors single rail; not a functional substitute for TPS3305-18DGNRG4's dual-rail + watchdog feature set |
Compared with TPS3305-18DGNRG4, the TPS3305-18DGN offers identical supervision functionality in the same HVSSOP-8 package but lacks the G4 moisture-sensitive labeling; MAX6816EUT+T provides lower quiescent current but omits dual-rail monitoring and watchdog - making it unsuitable for applications requiring coordinated 3.3 V/1.8 V reset sequencing.
Availability
TPS3305-18DGNRG4 is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive ADAS ECUs, notebook embedded controllers, and wireless baseband processors requiring stable component supply with guaranteed long-term manufacturability.
Supply support for TPS3305-18DGNRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management and system supervision ICs.
The TPS3305 family was designed specifically for dual-rail power sequencing in DSP and microprocessor systems - addressing the need for precise, capacitor-free reset timing and independent watchdog supervision in space-constrained industrial and automotive applications.
FAQ
What is the function of the dual RESET outputs on the TPS3305-18DGNRG4?
The TPS3305-18DGNRG4 provides both active-low (Pin 5, open-drain) and active-high (Pin 6, push-pull) RESET outputs to interface with diverse downstream logic families. The active-low output requires an external pull-up resistor for voltage-level translation, while the active-high output drives directly to VDD or GND - enabling flexible integration with FPGAs, ASICs, and microcontrollers that accept either reset polarity without additional components. This dual-output architecture eliminates level-shifter requirements in mixed-voltage systems.
Does the TPS3305-18DGNRG4 require an external capacitor for reset timing?
No, the TPS3305-18DGNRG4 does not require an external capacitor for reset timing. Its 200 ms (typ) power-on reset delay is factory-programmed and implemented using internal precision timing circuitry. This eliminates timing capacitor variability, board space, and long-term drift concerns - simplifying design validation and improving reliability across temperature and lifetime. The absence of external timing components also reduces BOM cost and assembly steps.
How does the watchdog timer in the TPS3305-18DGNRG4 operate independently of supply voltage monitoring?
The watchdog timer in the TPS3305-18DGNRG4 operates from an internal oscillator and monitors the WDI (Pin 3) input independently of SENSE1/SENSE2 voltage levels. If WDI is not toggled within 1.6 s (typ), RESET is asserted regardless of whether both monitored rails remain above their thresholds. This allows detection of firmware hangs or software lockups even when power supplies are stable - providing robust system-level fault coverage beyond basic power-rail supervision.
What is the minimum VDD voltage at which the TPS3305-18DGNRG4 guarantees RESET assertion?
The TPS3305-18DGNRG4 guarantees RESET assertion down to VDD ≥1.1 V, as specified in the Electrical Characteristics table. This ensures reliable reset generation during brownout conditions or slow power-down sequences where VDD decays below nominal operating range but remains sufficient to power internal comparators and logic. The device maintains defined output states and threshold accuracy throughout this extended low-voltage range - critical for orderly system shutdown in industrial equipment.
Can the TPS3305-18DGNRG4 monitor voltages other than 3.3 V and 1.8 V?
The TPS3305-18DGNRG4 is factory-configured to monitor 3.3 V (SENSE1) and 1.8 V (SENSE2) rails with fixed thresholds of 2.93 V (typ) and 1.68 V (typ), respectively. It cannot be reprogrammed or externally adjusted to monitor different voltages. For alternative voltage combinations, Texas Instruments offers the TPS3305-25 (3.3 V / 2.5 V) and TPS3305-33 (5.0 V / 3.3 V) variants - all sharing identical timing, watchdog, and package characteristics but differing only in threshold values.
TPS3305-18DGNRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.68V, 2.93V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS3305-18DGNRG4 FAQ
1.How can I place an order for TPS3305-18DGNRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3305-18DGNRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3305-18DGNRG4 reliable?
The price and inventory of TPS3305-18DGNRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3305-18DGNRG4 is usually 5 days.
3.What payment methods are accepted for TPS3305-18DGNRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3305-18DGNRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3305-18DGNRG4?
TPS3305-18DGNRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3305-18DGNRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3305-18DGNRG4?
For technical support, including TPS3305-18DGNRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3305-18DGNRG4 requirements.
6.How does Aetrix verify that TPS3305-18DGNRG4 is sourced from the original manufacturer or authorized distributors?
All TPS3305-18DGNRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3305-18DGNRG4 meets industry standards.
7.What is the process for return or replacement of TPS3305-18DGNRG4?
All TPS3305-18DGNRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3305-18DGNRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3305-18DGNRG4 part is unused and in its original packaging.
Return procedure for TPS3305-18DGNRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3305-18DGNRG4 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

