My Inquiry
My Account
Texas Instruments TPS3307-18DGN
- Part No.:
- TPS3307-18DGN
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS3307-18DGN.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 8MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,634
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3307-18DGN from Texas Instruments is a triple-voltage supervisory IC designed for DSP, microcontroller, and microprocessor systems requiring independent monitoring of 3.3V, 1.8V, and an adjustable supply (≥1.25V). It delivers fixed 200ms power-on reset delay, operates from 2V to 6V supply, draws ≤40µA, and features dual active-low/high RESET outputs with defined assertion down to VDD ≥1.1V. Used in industrial controls and portable equipment where multi-rail power integrity is critical.
For engineers reviewing the TPS3307-18DGN datasheet, TPS3307-18DGN pinout, TPS3307-18DGN application, or TPS3307-18DGN equivalent, this page provides verified functional specifications, package-validated terminal roles, temperature-compensated threshold behavior across all three sense inputs, and real-world design implications of its dual-reset architecture and manual reset input.
Technical Context
The TPS3307-18DGN integrates three independent voltage comparators with temperature-compensated 1.25V reference, each driving a shared reset logic block with internal 200ms timer. Its SENSE1/SENSE2 thresholds are factory-set at 2.93V (for 3.3V rail) and 1.68V (for 1.8V rail), while SENSE3 uses the same 1.25V reference for user-defined monitoring via external resistor divider.
RESET assertion occurs when any SENSEn falls below its respective VIT– threshold (e.g., 1.64V for SENSE2), and deassertion requires all SENSEn to exceed their VIT+ thresholds plus 200ms delay. MR input overrides all sense conditions with sub-500ns propagation to both RESET outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 2V to 6V - supports operation across common logic rails including 3.3V, 2.5V, and 1.8V I/O domains. |
| SENSE1 threshold (VIT+) | 2.93V (typ) - monitors nominal 3.3V supply with ±3% hysteresis; ensures reliable detection of brownout on main system rail. |
| SENSE2 threshold (VIT+) | 1.68V (typ) - monitors nominal 1.8V core supply; enables early detection of core voltage collapse before logic failure. |
| SENSE3 reference | 1.25V (typ), ±2.4% over –40°C to +85°C - provides stable basis for custom voltage monitoring via external resistor divider. |
| Reset delay time | 200ms (typ), 140–280ms (min–max) - guarantees sufficient hold time for processor initialization without external capacitor. |
| Supply current (IDD) | 40µA (max) - enables use in battery-powered applications with minimal impact on standby power budget. |
| Operating temperature | –40°C to +85°C - qualified for industrial and automotive under-hood environments with full parameter performance. |
Pinout & Package
HVSSOP-8 (DGN) package: 3mm × 3mm, 0.65mm pitch, exposed thermal pad, 1.1mm max height. Pin 1 index area marked; RoHS-compliant NiPdAu lead finish; MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE1 | Voltage monitor input | Fixed 2.93V threshold comparator input for 3.3V rail; requires 0.1µF bypass capacitor near pin for stability. |
| 2 - SENSE2 | Voltage monitor input | Fixed 1.68V threshold comparator input for 1.8V rail; shares same internal reference as SENSE3. |
| 3 - SENSE3 | Adjustable monitor input | Connects to 1.25V reference; external resistor divider sets custom threshold for any supply >1.25V. |
| 4 - GND | Ground reference | Analog and digital ground return; must be low-impedance connection to minimize noise coupling into sense comparators. |
| 5 - RESET | Active-low output | Open-drain output; requires external pull-up; asserts low during power-up, brownout, or MR activation. |
| 6 - RESET | Active-high output | Push-pull output; drives high during normal operation; complements active-low RESET for mixed-logic systems. |
| 7 - MR | Manual reset input | Active-low asynchronous reset trigger; debounced internally; overrides all sense conditions with <500ns response. |
| 8 - VDD | Power supply input | Primary supply for internal circuitry; powers comparators, timer, and output drivers; must be decoupled with 0.1µF ceramic. |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent voltage supervision | Monitors three distinct rails simultaneously - eliminates need for multiple discrete supervisors and reduces BOM count by 2–3 devices. |
| Fixed 200ms reset delay | No external timing capacitor required - simplifies layout, improves reliability, and removes capacitor aging/tolerance dependencies. |
| Dual RESET outputs (active-low + active-high) | Direct interface to both open-drain and push-pull reset inputs - avoids level-shifting or inverter logic in mixed-voltage systems. |
| Temperature-compensated 1.25V reference | ±2.4% drift over –40°C to +85°C - enables accurate adjustable monitoring across industrial temperature range without calibration. |
| Ultra-low quiescent current | 40µA max at 6V - extends battery life in portable systems and reduces self-heating in thermally constrained enclosures. |
Applications
| Industrial Programmable Logic Controllers | Automotive Body Control Modules |
|---|---|
Use Scenario: Monitoring 5V I/O, 3.3V communication, and 1.8V MCU core supplies during cold cranking and load dump events. IC Role / Device Role / Timing Role: Triple supervisor ensures synchronized reset assertion across all voltage domains before firmware execution begins. Use Value: Prevents partial initialization and state corruption during unstable battery transients; eliminates need for external RC timing networks. | Use Scenario: Supervising 12V-regulated 5V, CAN transceiver 3.3V, and infotainment SoC 1.8V rails in dashboard electronics. IC Role / Device Role / Timing Role: Provides deterministic 200ms power-on reset and immediate MR-triggered reset during ECU reprogramming. Use Value: Guarantees clean boot sequence after ignition cycle or firmware update; dual RESET outputs interface directly with legacy and modern MCU reset pins. |
| Portable Medical Instrumentation | Network Edge Router Power Management |
Use Scenario: Managing battery-backed 3.3V logic, 1.8V sensor interface, and adjustable 2.7V analog front-end supply in handheld diagnostics. IC Role / Device Role / Timing Role: SENSE3 configured via resistor divider to monitor critical analog rail; low IDD preserves battery runtime. Use Value: Enables single-chip supervision of heterogeneous supply set; 1.1V VDD assertion threshold ensures reset during deep brownout. | Use Scenario: Coordinating startup sequencing of FPGA configuration, PHY interface, and CPU core supplies in compact 1U switches. IC Role / Device Role / Timing Role: Acts as central reset arbiter - asserts RESET until all three rails stabilize above thresholds, then holds for 200ms. Use Value: Eliminates risk of FPGA configuration failure due to premature clock enable; MR pin allows remote system reset via management controller. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3307-18D | SOIC-8 package (4.9mm × 3.9mm); higher thermal resistance (17.1mW/°C derating vs. DGN's 17.1mW/°C but lower absolute power rating); identical electrical specs. | Preferred for through-hole prototyping or legacy board compatibility; less suitable for space-constrained PCBs. | Select TPS3307-18D when SOIC footprint is mandated or thermal dissipation is not limiting. |
| TPS3808G33DBVR | Single-channel supervisor with adjustable threshold; no SENSE2/SENSE3; different reset delay (200ms fixed but requires external cap); 1.8V–6.5V supply. | Only monitors one rail; requires two additional supervisors to match TPS3307-18DGN's triple functionality. | Choose only if system needs only one monitored rail and board area is extremely limited - not a functional replacement. |
Compared with TPS3307-18D and TPS3808G33DBVR, the TPS3307-18DGN offers the smallest footprint (3mm × 3mm) while retaining full triple-supervision capability and dual-reset outputs - making it optimal for high-density industrial and portable designs where space and integration are critical.
Availability
TPS3307-18DGN is available at Aetrix Electronics and suitable for industrial programmable controllers, automotive body electronics, portable medical instrumentation, and network edge infrastructure requiring stable component supply and guaranteed long-term manufacturability.
Supply support for TPS3307-18DGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in high-reliability industrial and automotive ICs.
The TPS3307 family was engineered specifically for robust multi-rail power supervision in DSP and microprocessor-based systems - delivering integrated timing, low-power operation, and precise voltage thresholds without external components.
FAQ
What is the minimum VDD required for TPS3307-18DGN to assert RESET?
The TPS3307-18DGN asserts RESET when VDD rises above 1.1V, enabling reliable power-on reset even during severe brownout conditions. This threshold is guaranteed across –40°C to +85°C and ensures the device remains functional and responsive well before most MCUs reach operational voltage. The TPS3307-18DGN maintains defined output states down to this level, supporting fail-safe system initialization.
How do I configure SENSE3 for monitoring a 2.7V supply with TPS3307-18DGN?
To monitor 2.7V on SENSE3, use a resistor divider that scales 2.7V down to 1.25V at the pin. For example, R1 = 115kΩ (top, connected to 2.7V), R2 = 100kΩ (bottom, to GND) yields 1.257V at SENSE3 - within ±2.4% tolerance of the internal 1.25V reference. The TPS3307-18DGN's low input bias current (<25nA) ensures minimal divider error.
Does TPS3307-18DGN require an external capacitor for its 200ms reset delay?
No, the TPS3307-18DGN integrates a precision internal timer for its 200ms reset delay - no external capacitor is needed. This eliminates component count, placement uncertainty, and capacitor aging effects. The delay is factory-trimmed and specified from 140ms to 280ms over temperature, ensuring consistent reset timing across all units of TPS3307-18DGN.
Can TPS3307-18DGN monitor a 5V supply?
The TPS3307-18DGN does not have a factory-set 5V threshold; its SENSE1 and SENSE2 are fixed at 2.93V and 1.68V respectively. However, SENSE3 can monitor any supply ≥1.25V using an external resistor divider - so a 5V rail can be scaled to 1.25V and reliably supervised. The TPS3307-18DGN's VDD range (2V–6V) fully supports operation from a 5V supply.
What is the purpose of the dual RESET outputs on TPS3307-18DGN?
The TPS3307-18DGN provides both active-low (pin 5) and active-high (pin 6) RESET outputs to interface natively with diverse MCU and FPGA reset architectures - some require open-drain low-active signals, others need push-pull high-active asserts. This eliminates external inverters or pull-up resistors, reducing BOM cost and board area. Both outputs are synchronized and reflect identical reset state in the TPS3307-18DGN.
TPS3307-18DGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 1.68V, 2.93V, Adj
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS3307-18DGN FAQ
1.How can I place an order for TPS3307-18DGN through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3307-18DGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3307-18DGN reliable?
The price and inventory of TPS3307-18DGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3307-18DGN is usually 5 days.
3.What payment methods are accepted for TPS3307-18DGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3307-18DGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3307-18DGN?
TPS3307-18DGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3307-18DGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3307-18DGN?
For technical support, including TPS3307-18DGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3307-18DGN requirements.
6.How does Aetrix verify that TPS3307-18DGN is sourced from the original manufacturer or authorized distributors?
All TPS3307-18DGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3307-18DGN meets industry standards.
7.What is the process for return or replacement of TPS3307-18DGN?
All TPS3307-18DGN units undergo pre-shipment inspection (PSI). If there is an issue with TPS3307-18DGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3307-18DGN part is unused and in its original packaging.
Return procedure for TPS3307-18DGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3307-18DGN Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
