Texas Instruments TPS3307-18MDREPG4
- Part No.:
- TPS3307-18MDREPG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS3307-18MDREPG4.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,066
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3307-18MDREPG4 from Texas Instruments is a triple-voltage supervisory IC designed for DSP and processor-based systems requiring simultaneous monitoring of 3.3 V, 1.8 V, and an adjustable supply (≥1.25 V). It delivers a fixed 200 ms power-on reset delay, operates from 2 V to 6 V supply, draws ≤40 µA, and features dual active-low and active-high RESET outputs in an SOIC-8 package rated for −55°C to 125°C.
For engineers reviewing the TPS3307-18MDREPG4 datasheet, TPS3307-18MDREPG4 pinout, TPS3307-18MDREPG4 application, or TPS3307-18MDREPG4 equivalent, this device serves as a precision, low-power, triple-threshold supervisor for military-grade embedded control, industrial programmable logic, and high-reliability processor initialization where stable voltage sequencing and extended temperature operation are critical.
Technical Context
The TPS3307-18MDREPG4 integrates three independent comparators with temperature-compensated 1.25 V reference, enabling precise threshold detection at SENSE1 (2.93 V typ), SENSE2 (1.68 V typ), and SENSE3 (1.25 V fixed). Its internal timer initiates a 200 ms (typ) reset assertion after all monitored voltages exceed their respective thresholds.
It supports manual reset via MR input, provides both RESET and RESET outputs with defined behavior down to VDD ≥ 1.1 V, and maintains hysteresis (2–40 mV) per sense input to prevent noise-induced false triggering across its full −55°C to 125°C operating range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2 V to 6 V - supports wide-input systems including 3.3 V and 5 V rails without external regulation. |
| SENSE1 Threshold (Typ) | 2.93 V - monitors nominal 3.3 V supply with ±5% tolerance margin for reliable brownout detection. |
| SENSE2 Threshold (Typ) | 1.68 V - precisely supervises 1.8 V core voltage with 6% headroom below nominal for margining. |
| SENSE3 Threshold (Typ) | 1.25 V - fixed internal reference enables monitoring of any adjustable rail ≥1.25 V via resistor divider. |
| Reset Delay Time (Typ) | 200 ms - ensures complete power stabilization before releasing processor reset, no external capacitor required. |
| Quiescent Current (Max) | 40 µA - enables long-term battery-backed operation in military and industrial standby modes. |
| Operating Temperature | −55°C to 125°C - qualified per JEDEC/industry standards including HAST, temperature cycling, and bond intermetallic life. |
Pinout & Package
TPS3307-18MDREPG4 is housed in an 8-pin SOIC (D) package (5.05 mm × 3.95 mm × 1.75 mm max height), RoHS-compliant, with NIPDAU lead finish and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SENSE1) | Voltage monitor input | Monitors 3.3 V rail; asserts RESET if voltage falls below 2.93 V (typ). |
| 2 (SENSE2) | Voltage monitor input | Monitors 1.8 V rail; asserts RESET if voltage falls below 1.68 V (typ). |
| 3 (SENSE3) | Adjustable monitor input | Accepts user-defined voltage ≥1.25 V via external resistor divider; threshold = 1.25 V (fixed). |
| 4 (GND) | Ground reference | Analog and digital ground return path; must be low-impedance for accurate threshold sensing. |
| 5 (VDD) | Power supply input | Primary supply (2–6 V); powers internal circuitry and enables RESET assertion when ≥1.1 V. |
| 6 (MR) | Manual reset input | Active-low input; forces RESET low regardless of SENSE inputs when pulled below 0.3×VDD. |
| 7 (RESET) | Active-low reset output | Open-drain output; sinks up to 5 mA; requires external pull-up for processor reset signaling. |
| 8 (RESET) | Active-high reset output | Push-pull output; drives high when system is stable; directly interfaces with logic-level reset inputs. |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent voltage supervision | Simultaneously monitors 3.3 V, 1.8 V, and user-adjustable rail-eliminates need for three discrete supervisors. |
| Fixed 200 ms reset delay | Guarantees robust power sequencing without timing capacitor drift or layout sensitivity. |
| Dual RESET outputs (active-low + active-high) | Direct compatibility with both legacy open-drain and modern push-pull reset architectures. |
| Extended temperature qualification | Validated for −55°C to 125°C via HAST, temperature cycling, and electromigration testing-meets MIL-PRF-38535 requirements. |
| Low quiescent current (≤40 µA) | Enables integration into always-on subsystems without compromising battery life or thermal budget. |
Applications
| Military DSP Systems | Industrial Programmable Controllers |
|---|---|
Use Scenario: Power sequencing and fault detection in SMJ320C6201B-based radar signal processors deployed in airborne avionics. IC Role / Device Role / Timing Role: Triple-supervisor ensuring synchronized release of 3.3 V I/O, 1.8 V core, and adjustable analog supply before DSP boot. Use Value: Prevents undefined state during cold-start at −55°C and eliminates spurious resets caused by transient rail droop in vibration-prone environments. | Use Scenario: Supervision of FPGA configuration voltage, microcontroller core, and interface I/O rails in factory-floor PLC modules. IC Role / Device Role / Timing Role: Monitors 3.3 V FPGA bank, 1.8 V ARM Cortex-M core, and 2.5 V RS-485 transceiver supply with coordinated reset hold-off. Use Value: Ensures deterministic startup after brownout recovery and avoids partial configuration lockup during multi-rail power restoration. |
| High-Reliability Embedded Control | Space-Qualified Telemetry Units |
Use Scenario: Reset management in radiation-tolerant flight computers using COTS components under thermal vacuum conditions. IC Role / Device Role / Timing Role: Provides fail-safe power-on reset and continuous voltage margining for 3.3 V, 1.8 V, and 2.5 V subsystems. Use Value: Meets DO-254 design assurance level A requirements through controlled baseline fabrication and enhanced DMS support. | Use Scenario: Voltage supervision in CubeSat telemetry transmitters operating in low-earth orbit with extreme thermal cycling. IC Role / Device Role / Timing Role: Guarantees clean reset assertion during orbital eclipse-to-sun transitions where solar array voltage fluctuates rapidly. Use Value: Leverages −55°C to 125°C qualification and 200 ms delay to tolerate >100 ms input transients without false triggering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3307-18MDREP | Identical electrical specs and pinout; same SOIC-8 package but standard commercial-grade marking (30718E) and non-G4 suffix. | No enhanced military pedigree or controlled baseline documentation; not qualified for extended temperature screening per V62/03629. | Select when full MIL-PRF-38535 compliance and DMS support are not required. |
| TPS3307-33MDGNREP | Different threshold set (5 V / 3.3 V / adj); HVSSOP-8 package with PowerPAD thermal enhancement; identical timing and current specs. | Designed for 5 V/3.3 V systems (e.g., C67xx DSPs), not 3.3 V/1.8 V; smaller footprint but requires thermal pad layout. | Choose only if monitoring 5 V instead of 3.3 V on SENSE1 and thermal performance outweighs SOIC-8 layout familiarity. |
Compared with TPS3307-18MDREP, the TPS3307-18MDREPG4 adds controlled baseline traceability and extended reliability validation; versus TPS3307-33MDGNREP, it provides exact 3.3 V/1.8 V threshold alignment and SOIC-8 compatibility for drop-in replacement in legacy military designs.
Availability
TPS3307-18MDREPG4 is available at Aetrix Electronics and suitable for military avionics, industrial programmable controllers, and high-reliability embedded control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS3307-18MDREPG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability components for aerospace, defense, and industrial markets.
The TPS3307 family was engineered specifically for triple-rail voltage supervision in DSP and microprocessor systems demanding guaranteed reset timing, ultra-low power, and operation across −55°C to 125°C.
FAQ
What is the exact reset delay time of the TPS3307-18MDREPG4, and is it adjustable?
The TPS3307-18MDREPG4 features a fixed 200 ms typical reset delay time that begins after all three SENSE inputs exceed their respective thresholds. This delay is internally generated and requires no external capacitor or resistor; it is not user-adjustable and remains stable across temperature and supply voltage variations within specification.
Does the TPS3307-18MDREPG4 support monitoring of a 2.5 V supply on SENSE3?
Yes - the TPS3307-18MDREPG4 SENSE3 input is designed for user-defined monitoring via an external resistor divider. Since its internal reference is fixed at 1.25 V, a 2.5 V rail can be scaled to 1.25 V using a 1:1 resistor ratio (e.g., two equal-value resistors), enabling precise supervision of 2.5 V with the same accuracy and hysteresis as the fixed thresholds.
What is the minimum VDD required for the TPS3307-18MDREPG4 to assert RESET?
The TPS3307-18MDREPG4 asserts RESET when VDD rises above 1.1 V, as specified in the "Power-up reset voltage" parameter. Below this threshold, the internal circuitry is not powered sufficiently to guarantee defined output states; therefore, system reset must be held externally until VDD ≥ 1.1 V is confirmed.
How does the manual reset (MR) input interact with the SENSE inputs on the TPS3307-18MDREPG4?
The MR input has priority over SENSE monitoring: pulling MR low forces both RESET and RESET outputs into their active states regardless of SENSE voltage levels. Once MR is released (high), the device resumes normal supervision - RESET returns high only after all SENSE inputs exceed their thresholds and the 200 ms timer completes.
Is the TPS3307-18MDREPG4 pin-compatible with the commercial-grade TPS3307-18MDREP?
Yes - the TPS3307-18MDREPG4 and TPS3307-18MDREP share identical SOIC-8 (D) pinout, electrical specifications, and functional behavior. The G4 suffix denotes enhanced military pedigree (controlled baseline, extended reliability testing), but PCB layout and schematic symbols remain fully interchangeable with the MDREP variant.
TPS3307-18MDREPG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 1.68V, 2.93V, Adj
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TPS3307-18MDREPG4 FAQ
1.How can I place an order for TPS3307-18MDREPG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3307-18MDREPG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3307-18MDREPG4 reliable?
The price and inventory of TPS3307-18MDREPG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3307-18MDREPG4 is usually 5 days.
3.What payment methods are accepted for TPS3307-18MDREPG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3307-18MDREPG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3307-18MDREPG4?
TPS3307-18MDREPG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3307-18MDREPG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3307-18MDREPG4?
For technical support, including TPS3307-18MDREPG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3307-18MDREPG4 requirements.
6.How does Aetrix verify that TPS3307-18MDREPG4 is sourced from the original manufacturer or authorized distributors?
All TPS3307-18MDREPG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3307-18MDREPG4 meets industry standards.
7.What is the process for return or replacement of TPS3307-18MDREPG4?
All TPS3307-18MDREPG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3307-18MDREPG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3307-18MDREPG4 part is unused and in its original packaging.
Return procedure for TPS3307-18MDREPG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3307-18MDREPG4 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

