Texas Instruments TPS3307-25DGNG4
- Part No.:
- TPS3307-25DGNG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS3307-25DGNG4.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,813
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3307-25DGNG4 from Texas Instruments is a triple voltage supervisor IC designed for DSP, microcontroller, and microprocessor systems requiring independent monitoring of 3.3V, 2.5V, and adjustable supply rails. It delivers fixed 200ms power-on reset delay, operates from 2V to 6V supply, draws ≤40µA quiescent current, and features dual active-low/high RESET outputs. It is deployed in industrial programmable controls and automotive ECUs where multi-rail integrity is critical.
For engineers reviewing the TPS3307-25DGNG4 datasheet, TPS3307-25DGNG4 pinout, TPS3307-25DGNG4 application, or TPS3307-25DGNG4 equivalent, key selection criteria include SENSE1/SENSE2 threshold accuracy (2.93V / 2.25V), manual reset (MR) timing compatibility, dual RESET polarity support, and HVSSOP-8 thermal performance in space-constrained embedded designs.
Technical Context
The TPS3307-25DGNG4 integrates three independent voltage comparators with temperature-compensated 1.25V reference, enabling precise monitoring of nominal 3.3V (SENSE1), 2.5V (SENSE2), and user-defined >1.25V (SENSE3) supplies. Each input exhibits 20–40mV hysteresis depending on threshold level to prevent noise-induced false resets.
Its internal 200ms reset timer initiates only after all three SENSE inputs exceed their respective VIT+ thresholds, ensuring coordinated system initialization. The MR input provides asynchronous reset assertion, while dual complementary RESET outputs simplify interface with both active-low and active-high logic domains without external inverters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 2V to 6V - supports wide-input industrial and automotive power rails without external regulation |
| SENSE1 threshold (VIT+) | 2.93V (typ) - precisely monitors standard 3.3V I/O or core supplies with ±3% tolerance over temperature |
| SENSE2 threshold (VIT+) | 2.25V (typ) - targets 2.5V analog or memory rails with guaranteed margin above minimum operating voltage |
| Reset delay time | 200ms (typ) - ensures reliable processor boot sequencing without external capacitor or timing component |
| Quiescent current | 40µA (max) - enables battery-backed operation in portable equipment with minimal standby drain |
| Operating temperature | –40°C to +85°C - qualified for under-hood automotive and industrial control environments |
| RESET output drive | 2mA sink / 2mA source - directly drives FPGA configuration pins or microcontroller reset inputs without buffer |
Pinout & Package
HVSSOP-8 (DGN) package: 3mm × 3mm, 0.65mm pitch, exposed thermal pad, 1.1mm max height - optimized for high-density PCB layouts and thermal dissipation in compact modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE1 | Voltage monitor input 1 | Connects to 3.3V rail; asserts RESET if voltage drops below 2.93V (VIT+) |
| 2 - SENSE2 | Voltage monitor input 2 | Connects to 2.5V rail; asserts RESET if voltage drops below 2.25V (VIT+) |
| 3 - SENSE3 | Adjustable voltage monitor input | Monitors any >1.25V rail via resistor divider; threshold set by external ratio |
| 4 - GND | Analog/digital ground reference | Common return path for all comparators and reset logic; must be low-impedance |
| 5 - RESET | Active-low reset output | Drives low during fault or power-up; compatible with standard µC / FPGA reset pins |
| 6 - RESET | Active-high reset output | Complementary to pin 5; eliminates need for external inverter in mixed-logic systems |
| 7 - MR | Manual reset input | Pull low to force immediate reset; debounced internally, no external RC required |
| 8 - VDD | Power supply input | Supplies internal reference, comparators, and output drivers; bypass with 0.1µF ceramic |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent voltage supervision | Simultaneously monitors 3.3V, 2.5V, and adjustable rail - eliminates need for three discrete supervisors |
| Fixed 200ms reset timeout | No external capacitor required - reduces BOM count and layout area vs. RC-timed alternatives |
| Dual-polarity RESET outputs | Active-low and active-high signals on separate pins - interfaces natively with diverse logic families |
| Temperature-compensated reference | 1.25V bandgap reference stable over –40°C to +85°C - ensures consistent threshold accuracy across environment |
| Low-power micropower operation | 40µA max supply current - extends battery life in portable instrumentation and remote sensors |
| MR input with hysteresis | Internal Schmitt trigger on MR pin - rejects noise and contact bounce without external filtering |
Applications
| Industrial Programmable Logic Controllers | Automotive Engine Control Units |
|---|---|
|
Use Scenario: Monitors 3.3V CAN transceiver supply, 2.5V sensor ADC reference, and 5V MCU core rail in real-time control cabinets. IC Role / Device Role / Timing Role: Triple supervisor ensures synchronized reset initiation only after all three rails stabilize above thresholds. Use Value: Prevents partial initialization faults that cause erratic PLC behavior or watchdog timeouts during cold-start conditions. |
Use Scenario: Supervises 3.3V infotainment SoC I/O, 2.5V oxygen sensor signal conditioning, and 12V-derived 5V ECU microcontroller supply. IC Role / Device Role / Timing Role: Dual RESET outputs interface directly with both legacy 5V logic and modern 3.3V microcontrollers in same ECU. Use Value: Eliminates need for level-shifting or discrete inverters, reducing component count and board area in AEC-Q100-compliant designs. |
| Portable Medical Diagnostic Devices | Network Equipment Power Management |
|
Use Scenario: Validates battery-backed 3.3V wireless module, 2.5V precision analog front-end, and adjustable 1.8V FPGA configuration rail. IC Role / Device Role / Timing Role: MR pin enables hardware-initiated recalibration reset triggered by clinical staff button press. Use Value: Guarantees full system re-initialization before diagnostic measurement, meeting IEC 62304 safety requirements. |
Use Scenario: Ensures orderly startup of 3.3V switch fabric ASIC, 2.5V PHY transceivers, and adjustable 1.2V SerDes core voltage in 10G Ethernet line cards. IC Role / Device Role / Timing Role: 200ms fixed delay aligns with FPGA configuration time, preventing premature register access. Use Value: Avoids costly field returns due to undetected supply sequencing failures in carrier-grade infrastructure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3307-25DR | SOIC-8 (D) package; 1.75mm height; higher thermal resistance (17.1mW/°C derating vs. DGN's 5.8mW/°C) | Better suited for through-hole prototyping or legacy board upgrades where HVSSOP footprint is unavailable | Select when mechanical clearance >1.1mm is available and thermal load is light; avoid in dense, thermally constrained layouts |
| MAX6816TPA+ | Single-supply triple supervisor; 2.5V/3.3V/5V fixed thresholds; no adjustable SENSE input; 140ms reset delay | Lacks SENSE3 adjustability - cannot monitor non-standard rails like 1.8V or 4.2V battery inputs | Choose only if all three monitored rails match MAX6816's fixed thresholds and 140ms delay satisfies system timing |
Compared with TPS3307-25DGNG4, the SOIC-8 TPS3307-25DR trades thermal performance for ease of hand-soldering, while the MAX6816TPA+ sacrifices design flexibility (no adjustable sense) for tighter delay tolerance - neither offers the same combination of adjustable rail monitoring, dual RESET polarity, and HVSSOP thermal efficiency.
Availability
TPS3307-25DGNG4 is available at Aetrix Electronics and suitable for industrial programmable controls, automotive engine management systems, and portable medical diagnostics requiring stable component supply and long-term production continuity.
Supply support for TPS3307-25DGNG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of automotive and industrial qualification expertise.
The TPS3307 family was engineered specifically for multi-rail DSP and microprocessor systems needing coordinated, low-power supply supervision - addressing reliability gaps in early-generation single-supervisor solutions.
FAQ
What is the exact SENSE1 and SENSE2 threshold voltage for TPS3307-25DGNG4?
The TPS3307-25DGNG4 has a typical SENSE1 threshold (VIT+) of 2.93V and SENSE2 threshold (VIT+) of 2.25V, with guaranteed min/max bounds of 2.86V–3.02V and 2.20V–2.32V respectively across –40°C to +85°C. These values are factory-trimmed and do not require external calibration. The TPS3307-25DGNG4 uses an internal temperature-compensated reference to maintain stability across operating conditions.
Does TPS3307-25DGNG4 require an external capacitor for the reset delay function?
No, the TPS3307-25DGNG4 integrates a fixed 200ms reset delay timer that requires no external capacitor. This eliminates component count, placement uncertainty, and aging-related drift associated with RC networks. The delay starts only after all three SENSE inputs exceed their VIT+ thresholds, ensuring robust power sequencing. The TPS3307-25DGNG4 achieves this with on-chip oscillator and counter circuitry.
Can TPS3307-25DGNG4 monitor a 1.8V supply rail?
Yes - the TPS3307-25DGNG4 can monitor a 1.8V rail using the adjustable SENSE3 input. Since SENSE3's base threshold is 1.25V, a simple two-resistor divider (e.g., 110kΩ top, 220kΩ bottom) scales 1.8V down to ~0.6V at the input, which is then compared against the internal 1.25V reference. The TPS3307-25DGNG4 datasheet provides design equations and examples for configuring SENSE3 for any rail >1.25V.
What is the maximum supply voltage rating for TPS3307-25DGNG4?
The absolute maximum supply voltage (VDD) for TPS3307-25DGNG4 is 7V, but the recommended operating range is 2V to 6V. Operation at 7V is limited to ≤1000 hours continuous duty per TI's reliability guidelines. Exceeding 6V risks accelerated parametric shift or latch-up. The TPS3307-25DGNG4's internal protection diodes clamp inputs to VDD +0.3V, so external clamping is unnecessary within spec.
How does the MR (manual reset) input behave on TPS3307-25DGNG4?
The MR input on TPS3307-25DGNG4 is active-low and features built-in Schmitt-trigger hysteresis (≈0.1×VDD), eliminating need for external debounce components. Pulling MR below 0.3×VDD asserts both RESET outputs immediately, overriding all SENSE inputs. Release of MR initiates the full 200ms delay before deassertion - identical to power-on behavior. The TPS3307-25DGNG4 specifies MR input current as –600µA max at 0V, supporting direct connection to open-drain microcontroller GPIO.
TPS3307-25DGNG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 2.25V, 2.93V, Adj
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS3307-25DGNG4 FAQ
1.How can I place an order for TPS3307-25DGNG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3307-25DGNG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3307-25DGNG4 reliable?
The price and inventory of TPS3307-25DGNG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3307-25DGNG4 is usually 5 days.
3.What payment methods are accepted for TPS3307-25DGNG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3307-25DGNG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3307-25DGNG4?
TPS3307-25DGNG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3307-25DGNG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3307-25DGNG4?
For technical support, including TPS3307-25DGNG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3307-25DGNG4 requirements.
6.How does Aetrix verify that TPS3307-25DGNG4 is sourced from the original manufacturer or authorized distributors?
All TPS3307-25DGNG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3307-25DGNG4 meets industry standards.
7.What is the process for return or replacement of TPS3307-25DGNG4?
All TPS3307-25DGNG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3307-25DGNG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3307-25DGNG4 part is unused and in its original packaging.
Return procedure for TPS3307-25DGNG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3307-25DGNG4 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

