Texas Instruments TPS3307-25DGNR
- Part No.:
- TPS3307-25DGNR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS3307-25DGNR.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,292
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3307-25DGNR from Texas Instruments is a triple-voltage supervisor IC designed for DSP, microcontroller, and microprocessor systems requiring independent monitoring of 3.3V, 2.5V, and adjustable supply rails. It delivers fixed 200ms power-on reset delay, operates from 2V to 6V supply, draws ≤40µA quiescent current, and features dual active-low/high RESET outputs. It is deployed in industrial programmable controllers and automotive ECUs where multi-rail power integrity is critical.
For engineers reviewing the TPS3307-25DGNR datasheet, TPS3307-25DGNR pinout, TPS3307-25DGNR application, or TPS3307-25DGNR equivalent, key selection criteria include SENSE1/SENSE2 threshold voltages (2.93V / 2.25V), manual reset (MR) timing compatibility, HVSSOP-8 thermal performance, and reset assertion behavior below VDD ≥1.1V.
Technical Context
The TPS3307-25DGNR integrates three independent voltage comparators with temperature-compensated 1.25V reference, each feeding into a shared reset logic block with internal 200ms timer. Its architecture ensures synchronized reset release only after all three monitored rails exceed their respective thresholds - 2.93V (SENSE1), 2.25V (SENSE2), and 1.25V (SENSE3) - with 30mV hysteresis on SENSE1 and SENSE2 inputs.
It supports manual reset via MR pin (active-low, TTL-compatible), provides both active-low and active-high RESET outputs with ±2mA drive capability, and maintains defined reset state down to VDD = 1.1V. The device is characterized across –40°C to +85°C and uses an internal oscillator-free timing scheme eliminating external capacitor dependency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 2V to 6V - enables direct operation from common system rails including 3.3V and 5V domains without LDO pre-regulation. |
| SENSE1 threshold | 2.93V (typ) - precisely monitors nominal 3.3V supplies with ±3% tolerance over temperature and supply variation. |
| SENSE2 threshold | 2.25V (typ) - targets 2.5V rails with built-in hysteresis (20mV) to prevent chatter during brownout recovery. |
| Reset delay time | 200ms (typ) - fixed internal timer ensures reliable processor initialization without external RC network or layout sensitivity. |
| Quiescent current | 40µA (max) - ultra-low power consumption suitable for battery-backed or energy-constrained embedded systems. |
| Operating temperature | –40°C to +85°C - qualified for industrial and automotive under-hood applications with full parameter guarantee. |
| RESET output drive | ±2mA - sufficient to directly drive FPGA configuration pins, MCU reset inputs, or small logic buffers without external pull-up/down. |
Pinout & Package
HVSSOP-8 (DGN) package: 3mm × 3mm body, 0.65mm pitch, exposed thermal pad, 1.1mm max height. Optimized for high-density PCB layouts and improved thermal dissipation versus SOIC-8.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE1 | Voltage monitor input 1 | Accepts 3.3V rail; asserts RESET if voltage drops below 2.93V (with 30mV hysteresis). |
| 2 - SENSE2 | Voltage monitor input 2 | Accepts 2.5V rail; asserts RESET if voltage drops below 2.25V (with 20mV hysteresis). |
| 3 - SENSE3 | Adjustable monitor input | Monitors user-defined rail ≥1.25V via external resistor divider; threshold = 1.25V (fixed). |
| 4 - GND | Analog/digital ground | Common reference for all comparators and reset logic; must be low-impedance connection to system ground plane. |
| 5 - RESET | Active-low reset output | Open-drain compatible; sinks up to 2mA; requires external pull-up for standard logic interface. |
| 6 - RESET | Active-high reset output | Push-pull; drives high/low actively; eliminates need for external pull-up in most MCU interfaces. |
| 7 - MR | Manual reset input | Active-low; asynchronous reset trigger; accepts 0.3×VDD low-level and 0.7×VDD high-level thresholds. |
| 8 - VDD | Power supply input | Primary supply for internal circuitry; powers comparators, timer, and output drivers; valid from 2V to 6V. |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent voltage supervision | Simultaneously monitors 3.3V, 2.5V, and adjustable rail with dedicated thresholds - eliminates need for three discrete supervisors. |
| Fixed 200ms reset delay | No external capacitor required; removes timing component variability and board space; improves BOM and yield consistency. |
| Dual RESET outputs | Provides both active-low (open-drain) and active-high (push-pull) signals - supports legacy and modern MCU/FPGA reset architectures without level-shifting. |
| Temperature-compensated reference | 1.25V internal reference stable over –40°C to +85°C - ensures consistent SENSE3 threshold accuracy across operating environment. |
| Ultra-low supply current | 40µA maximum IDD - extends battery life in portable equipment and reduces self-heating in thermally constrained enclosures. |
| MR input with TTL-compatible thresholds | Supports direct connection to GPIO or logic outputs without additional conditioning - simplifies system-level reset coordination. |
Applications
| Industrial Programmable Logic Controller | Automotive Body Control Module |
|---|---|
Use Scenario: Monitors 3.3V I/O rail, 2.5V core rail, and 5V sensor supply in a PLC CPU module during cold start and load transients. IC Role / Device Role / Timing Role: Triple supervisor ensures deterministic reset sequencing before firmware execution; 200ms delay guarantees stable clock and memory initialization. Use Value: Prevents spurious MCU lockup due to partial rail stabilization; eliminates field failures caused by undervoltage-induced state corruption. |
Use Scenario: Supervises 3.3V microcontroller domain, 2.5V CAN transceiver supply, and adjustable 12V-derived 5V rail in a BCM controlling door locks and lighting. IC Role / Device Role / Timing Role: Asserts RESET until all three rails settle above thresholds; MR pin enables diagnostic reset via vehicle service tool. Use Value: Meets ISO 16750-2 transient immunity requirements; avoids undefined behavior during battery jump-start or alternator load dump events. |
| Notebook System Power Management | Wireless Base Station Control Card |
Use Scenario: Validates 3.3V PCIe interface rail, 2.5V DDR termination rail, and adjustable 1.8V SoC I/O rail during AC-to-battery switchover. IC Role / Device Role / Timing Role: Dual RESET outputs interface directly to Intel PCH reset pin (active-low) and embedded controller (active-high) without glue logic. Use Value: Enables seamless power-source transition without OS crash or peripheral enumeration failure; reduces BIOS boot-time margin. |
Use Scenario: Supervises 3.3V FPGA configuration rail, 2.5V ADC/DAC analog supply, and adjustable 1.2V RF front-end bias rail in a remote radio head control board. IC Role / Device Role / Timing Role: SENSE3 configured for 1.2V via resistor divider; hysteresis prevents oscillation during RF burst current draw. Use Value: Maintains functional safety integrity per IEC 61508 SIL-2; eliminates need for redundant discrete supervisors in telecom infrastructure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3307-25DR | SOIC-8 package (4.9mm × 3.9mm); higher thermal resistance (1.37W vs 1.11W at 85°C); same electrical specs. | Better suited for through-hole prototyping or legacy board designs with SOIC footprints; less optimal for high-density SMT layouts. | Select when board reworkability or hand-soldering is prioritized over size and thermal performance. |
| MAX6832ASD+T | Single 2.5V supervisor (not triple); 140ms reset delay; 1.6µA quiescent current; 8-pin µDFN package. | Only monitors one rail; lacks SENSE1/SENSE2 dual-threshold capability and MR input; intended for ultra-low-power single-rail apps. | Use only if system requires minimal supervision of 2.5V rail alone and extreme current reduction is mandatory. |
Compared with TPS3307-25DR, the TPS3307-25DGNR offers 35% smaller footprint and superior thermal performance in automated SMT lines; compared with MAX6832ASD+T, it provides full triple-rail coverage and deterministic 200ms timing essential for complex processors - making it irreplaceable in multi-voltage DSP/microcontroller systems.
Availability
TPS3307-25DGNR is available at Aetrix Electronics and suitable for industrial programmable controls, automotive electronic control units, and wireless communication systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS3307-25DGNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of heritage in high-reliability industrial and automotive IC design.
The TPS3307 family was engineered specifically for robust power-supply monitoring in DSP and microprocessor-based systems demanding simultaneous validation of multiple voltage domains - delivering integrated timing, low power, and wide-temperature operation in compact packages.
FAQ
What is the function of the SENSE3 pin on the TPS3307-25DGNR?
The SENSE3 pin on the TPS3307-25DGNR is an adjustable voltage monitor input referenced to a precise 1.25V internal threshold. It allows supervision of any supply rail >1.25V using an external resistor divider - for example, configuring it to monitor a 5V rail by setting R1/R2 to achieve 1.25V at SENSE3 when the rail is nominal. This flexibility extends the TPS3307-25DGNR beyond fixed 3.3V/2.5V use cases.
Does the TPS3307-25DGNR require an external capacitor for its reset delay?
No, the TPS3307-25DGNR does not require an external capacitor for its reset delay. It incorporates an internal oscillator-free timing circuit that guarantees a fixed 200ms (typical) delay from the moment all SENSE inputs exceed their thresholds until RESET deasserts. This eliminates timing drift due to capacitor tolerance, aging, or temperature effects - a key reliability advantage over RC-based supervisors.
Can the TPS3307-25DGNR monitor a 1.8V supply rail?
The TPS3307-25DGNR is not specified to monitor 1.8V directly on SENSE1 or SENSE2 - those inputs are factory-trimmed for 3.3V and 2.5V rails respectively (2.93V and 2.25V thresholds). However, SENSE3 can monitor 1.8V by configuring an external resistor divider to scale the 1.8V rail down to 1.25V at the pin. This preserves accuracy while enabling adaptation to non-standard supply voltages.
What is the minimum VDD required for the TPS3307-25DGNR to assert RESET?
The TPS3307-25DGNR asserts RESET when VDD rises above 1.1V (power-up reset voltage), ensuring early fault detection even during brownout conditions. This specification is guaranteed across the full –40°C to +85°C temperature range and enables reliable reset generation before other system components become operational - a critical feature for fail-safe embedded systems.
How does the MR pin interact with the automatic reset timing of the TPS3307-25DGNR?
The MR (manual reset) pin on the TPS3307-25DGNR provides asynchronous, priority override of the automatic supervision logic: pulling MR low immediately forces both RESET outputs active, regardless of SENSE input states or internal timer status. Release of MR initiates the full 200ms delay before RESET deassertion - ensuring clean, controlled recovery identical to power-on sequence.
TPS3307-25DGNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 2.25V, 2.93V, Adj
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS3307-25DGNR FAQ
1.How can I place an order for TPS3307-25DGNR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3307-25DGNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3307-25DGNR reliable?
The price and inventory of TPS3307-25DGNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3307-25DGNR is usually 5 days.
3.What payment methods are accepted for TPS3307-25DGNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3307-25DGNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3307-25DGNR?
TPS3307-25DGNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3307-25DGNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3307-25DGNR?
For technical support, including TPS3307-25DGNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3307-25DGNR requirements.
6.How does Aetrix verify that TPS3307-25DGNR is sourced from the original manufacturer or authorized distributors?
All TPS3307-25DGNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3307-25DGNR meets industry standards.
7.What is the process for return or replacement of TPS3307-25DGNR?
All TPS3307-25DGNR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3307-25DGNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3307-25DGNR part is unused and in its original packaging.
Return procedure for TPS3307-25DGNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3307-25DGNR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

