Texas Instruments TPS3307-33DR
- Part No.:
- TPS3307-33DR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS3307-33DR.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:6,628
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3307-33DR from Texas Instruments is a triple-voltage supervisor IC designed for power-on reset and supply monitoring in DSP, microcontroller, and processor-based systems. It monitors 5V (SENSE1), 3.3V (SENSE2), and an adjustable voltage ≥1.25V (SENSE3) with fixed 200ms reset delay, 40µA supply current, and operation from –40°C to +85°C in SOIC-8 package.
For engineers reviewing the TPS3307-33DR datasheet, TPS3307-33DR pinout, TPS3307-33DR application, or TPS3307-33DR equivalent, key selection considerations include triple-supply threshold accuracy (4.55V/2.93V/1.25V), dual active-high/active-low RESET outputs, manual reset (MR) support, and compatibility with industrial, automotive, and portable equipment requiring reliable multi-rail power sequencing.
Technical Context
The TPS3307-33DR integrates three independent voltage comparators with temperature-compensated 1.25V reference, enabling precise supervision of nominal 5V and 3.3V rails plus one user-defined rail. Its internal 200ms power-on reset timer eliminates external capacitor dependency.
RESET assertion occurs when any SENSE input falls below its hysteresis-equipped threshold (e.g., VIT– = 4.46V for SENSE1), while MR provides asynchronous reset control. The device guarantees defined RESET output down to VDD ≥1.1V and supports bidirectional logic-level compatibility via separate RESET (active-low) and RESET (active-high) terminals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supervised Voltages | 5V (SENSE1), 3.3V (SENSE2), adjustable ≥1.25V (SENSE3) - enables simultaneous monitoring of main, I/O, and auxiliary rails |
| Threshold Accuracy | ±1.5% typical over temperature - ensures stable trip points across –40°C to +85°C without calibration |
| Reset Delay | 200ms typ (140–280ms min/max) - provides sufficient time for power stabilization before system release |
| Supply Current | 40µA max - supports ultra-low-power battery-backed or energy-constrained applications |
| VDD Range | 2V to 6V - accommodates wide input supply variation while maintaining supervision integrity |
| Output Types | Dual RESET: active-low (pin 5) and active-high (pin 6) - simplifies interface to diverse logic families and FPGA reset controllers |
| Hysteresis | 30mV (SENSE1/SENSE2), 40mV (SENSE3) - prevents chatter during slow-rising/falling supply transitions |
Pinout & Package
TPS3307-33DR is housed in an 8-pin SOIC (D) package, 3.9mm × 4.9mm, 1.75mm max height, RoHS-compliant with NiPdAu lead finish and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SENSE1) | Input | Monitors 5V rail; trips at 4.46V (min) / 4.55V (typ) / 4.64V (max) with 30mV hysteresis |
| 2 (SENSE2) | Input | Monitors 3.3V rail; trips at 2.86V (min) / 2.93V (typ) / 3.02V (max) with 30mV hysteresis |
| 3 (SENSE3) | Input | Adjustable monitor for ≥1.25V supplies; uses external resistor divider to set threshold |
| 4 (GND) | Power | Analog/digital ground reference for all comparators and internal reference |
| 5 (RESET) | Output | Active-low open-drain reset signal; sinks up to 5mA; requires external pull-up |
| 6 (RESET) | Output | Active-high push-pull reset signal; drives high to VDD; no external pull-up needed |
| 7 (MR) | Input | Manual reset input; low-active; debounced internally; asserts RESET on falling edge |
| 8 (VDD) | Power | Main supply input (2–6V); powers internal circuitry and defines logic thresholds |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent voltage monitoring | Enables single-chip supervision of core, I/O, and auxiliary rails-reducing BOM count and PCB footprint vs. discrete supervisors |
| Fixed 200ms reset timeout | Eliminates need for external timing capacitor and associated layout sensitivity, improving design reproducibility |
| Temperature-compensated 1.25V reference | Ensures <±1.5% threshold drift over –40°C to +85°C, critical for automotive and industrial thermal environments |
| Dual-reset outputs (active-high & active-low) | Directly interfaces with legacy microcontrollers requiring active-low reset and modern FPGAs needing active-high assertion |
| Ultra-low quiescent current (40µA) | Extends battery life in portable instrumentation and wireless sensor nodes without compromising supervision reliability |
Applications
| Industrial Programmable Logic Controllers | Automotive Body Control Modules |
|---|---|
|
Use Scenario: Supervises 5V MCU core, 3.3V CAN transceiver, and 12V-regulated auxiliary rail in PLC backplane. IC Role / Device Role / Timing Role: Triple-supervisor providing synchronized power-on reset and brownout detection across three isolated domains. Use Value: Prevents firmware corruption during cold cranking or load-dump events by asserting reset until all rails stabilize within ±5% tolerance. |
Use Scenario: Monitors 5V infotainment SoC, 3.3V sensor interface, and adjustable 2.8V camera module supply in BCM ECU. IC Role / Device Role / Timing Role: Centralized reset generator with MR input for service-mode entry and dual-output compatibility with mixed-voltage logic. Use Value: Eliminates need for three discrete supervisors and reduces board area by 60%, while meeting AEC-Q100 Grade 2 thermal requirements. |
| Notebook Computer Power Sequencing | Portable Medical Diagnostic Equipment |
|
Use Scenario: Ensures correct startup order of CPU (5V), GPU I/O (3.3V), and ADC reference (adjustable 2.5V) in ultrabook motherboard. IC Role / Device Role / Timing Role: Voltage supervisor with fixed 200ms delay guaranteeing stable rail ramp before BIOS execution begins. Use Value: Avoids boot failures caused by premature clock enable or memory initialization due to underspecified timing margins. |
Use Scenario: Supervises 5V main processor, 3.3V wireless BLE module, and 1.8V precision analog front-end in handheld ultrasound probe. IC Role / Device Role / Timing Role: Low-power supervisor with 40µA IDD enabling >72-hour battery runtime while maintaining fail-safe reset capability. Use Value: Meets IEC 60601-1 essential performance requirements for reset integrity during battery voltage sag or charger disconnect. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-supply supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3307-33DGN | HVSSOP-8 (2.3mm × 2.0mm), 1.1mm height; same electrical specs and pinout mapping but smaller footprint and exposed thermal pad | Better suited for space-constrained designs (e.g., wearables, compact modules); requires thermal vias under pad for optimal dissipation | Select TPS3307-33DGN when PCB real estate is limited and thermal management can be implemented per TI layout guidelines |
| MAX6816TPA+ | Single 3.3V supervisor (not triple); 140ms reset delay; 20µA IDD; SO-8; ±2% threshold accuracy | Lacks SENSE1/SENSE3 monitoring and dual-reset outputs; requires two additional ICs to match TPS3307-33DR functionality | Choose MAX6816TPA+ only for cost-sensitive, single-rail applications where triple monitoring is unnecessary |
Compared with TPS3307-33DGN, the TPS3307-33DR offers identical supervision performance in a standard SOIC-8 package optimized for automated assembly and thermal robustness, while the MAX6816TPA+ provides lower power but cannot replace the triple-monitoring capability without significant redesign.
Availability
TPS3307-33DR is available at Aetrix Electronics and suitable for industrial programmable controls, automotive body electronics, and portable medical diagnostics requiring stable component supply and long-term production continuity.
Supply support for TPS3307-33DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in high-reliability industrial and automotive ICs.
The TPS3307 family was engineered specifically for multi-rail power sequencing in DSP and microprocessor systems, addressing the need for accurate, low-power, and integrated voltage supervision without external timing components.
FAQ
What is the function of the dual RESET outputs on the TPS3307-33DR?
The TPS3307-33DR provides both active-low RESET (pin 5) and active-high RESET (pin 6) to ensure direct compatibility with diverse host devices. The active-low output is open-drain and requires an external pull-up resistor, while the active-high output is push-pull and drives directly to VDD. This dual configuration eliminates level-shifting requirements when interfacing with legacy microcontrollers and modern FPGAs simultaneously in the same design.
Can the TPS3307-33DR monitor a 2.5V supply on SENSE2?
No - the TPS3307-33DR is factory-configured for 5V on SENSE1 and 3.3V on SENSE2, with fixed thresholds of 4.46V–4.64V and 2.86V–3.02V respectively. To supervise a 2.5V rail, use the TPS3307-25DR variant, which specifies SENSE2 threshold at 2.20V–2.32V. Using the TPS3307-33DR for 2.5V would result in undetected brownout conditions due to mismatched trip points.
How does the manual reset (MR) input interact with the automatic reset timing?
The MR input on the TPS3307-33DR is asynchronous and overrides all automatic supervision logic. When MR is pulled low, RESET (pin 5) immediately goes active-low and RESET (pin 6) goes active-high, regardless of SENSE input states. Release of MR initiates the full 200ms reset timeout period before deassertion - identical to the power-on sequence - ensuring deterministic system recovery after manual intervention.
What is the minimum required external component for basic operation of the TPS3307-33DR?
The only mandatory external component for basic operation of the TPS3307-33DR is a 0.1µF ceramic bypass capacitor between VDD (pin 8) and GND (pin 4), placed as close as possible to the device. This capacitor stabilizes the internal reference and prevents false resets during supply transients. No timing capacitor is needed due to the integrated 200ms reset timer.
Is the TPS3307-33DR compatible with 1.8V logic levels on the MR pin?
Yes - the MR input threshold is defined as VIL ≤ 0.3×VDD and VIH ≥ 0.7×VDD, making it fully compatible with 1.8V logic when VDD ≥ 2.57V (since 0.7×2.57V ≈ 1.8V). For guaranteed 1.8V-compatible operation, operate the TPS3307-33DR with VDD ≥ 2.6V and verify MR drive strength meets the –130µA (min) low-level input current requirement per the datasheet.
TPS3307-33DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 2.93V, 4.55V, Adj
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TPS3307-33DR FAQ
1.How can I place an order for TPS3307-33DR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3307-33DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3307-33DR reliable?
The price and inventory of TPS3307-33DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3307-33DR is usually 5 days.
3.What payment methods are accepted for TPS3307-33DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3307-33DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3307-33DR?
TPS3307-33DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3307-33DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3307-33DR?
For technical support, including TPS3307-33DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3307-33DR requirements.
6.How does Aetrix verify that TPS3307-33DR is sourced from the original manufacturer or authorized distributors?
All TPS3307-33DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3307-33DR meets industry standards.
7.What is the process for return or replacement of TPS3307-33DR?
All TPS3307-33DR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3307-33DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3307-33DR part is unused and in its original packaging.
Return procedure for TPS3307-33DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3307-33DR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

