Texas Instruments TPS3421ECDRYT
- Part No.:
- TPS3421ECDRYT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-UFDFN
- Datasheet:
-
TPS3421ECDRYT.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 6SON
- Quantity:
- Payment:

- Shipping:

Inventory:228
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3421ECDRYT from Texas Instruments is a dual-input, low-power push-button reset controller with fixed 400-ms active-low open-drain reset pulse, operating from 1.6 V to 6.5 V supply and consuming only 250 nA typical standby current. It monitors PB1 and PB2 simultaneously, asserts RST only after both inputs are held low for ≥7.5 s (TS = GND), and deasserts RST after the fixed pulse-enabling reliable hard-reset differentiation in portable power management systems.
For engineers reviewing the TPS3421ECDRYT datasheet, TPS3421ECDRYT pinout, TPS3421ECDRYT application, or TPS3421ECDRYT equivalent, key selection criteria include its dual-pushbutton timing logic, factory-programmed 400-ms tRST, USON-6 package footprint, ultra-low ICC standby, and open-drain RST compatibility with mixed-voltage microprocessor reset rails.
Technical Context
The TPS3421ECDRYT implements dual-input synchronous detection logic: both PB1 and PB2 must be driven low for the full tTIMER duration (7.5 s typical, TS = GND) before RST assertion. Its internal timing generator uses an oscillator-based delay circuit with temperature-compensated stability across –40°C to +125°C.
RST output behavior is decoupled from input release: once asserted, it remains low for exactly 400 ms (tRST, typical) regardless of PB1/PB2 state changes during that window-ensuring deterministic reset hold time for microprocessor initialization sequences.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.6 V to 6.5 V - supports direct connection to Li-ion, LDO, or PMIC rails without level-shifting. |
| Standby Supply Current | 250 nA typical at 3.3 V - enables multi-year battery life in always-on portable devices. |
| Push-Button Timer (tTIMER) | 7.5 s typical (TS = GND) - prevents false resets from accidental or brief button presses. |
| Reset Pulse Duration (tRST) | 400 ms typical - guarantees sufficient hold time for microprocessor POR and clock stabilization. |
| Operating Temperature | –40°C to +125°C - qualified for automotive cabin and industrial edge applications. |
| Output Type | Active-low, open-drain - allows wire-OR with other reset sources and flexible pullup to any voltage ≤6.5 V. |
| Input Threshold Logic | PB1/PB2 require external pullups to VCC - ensures clean high-impedance detection and avoids floating inputs. |
Pinout & Package
TPS3421ECDRYT is housed in a 1.45-mm × 1.00-mm, 6-pin USON (DRY) package with wettable flanks for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST | Active-low open-drain reset output | Drives microprocessor /PMU reset rail low for fixed 400 ms; requires external pullup resistor. |
| GND | Ground reference | Primary return path for internal logic and sink current; must connect to system ground plane. |
| PB1 | First push-button input | Input requiring external pullup to VCC; low state initiates timer when paired with PB2. |
| PB2 | Second push-button input | Input requiring external pullup to VCC; both PB1 and PB2 must be low ≥7.5 s to trigger RST. |
| TS | Timing selection input | Hardwired to GND or VCC to select between 7.5 s and 0 s tTIMER options; not dynamically switchable. |
| VCC | Power supply input | Accepts 1.6–6.5 V; requires local 0.1-µF ceramic decoupling capacitor per layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-synchronous input detection | Prevents unintended resets by requiring coordinated low states on both PB1 and PB2 for ≥7.5 s. |
| Factory-fixed 400-ms reset pulse | Eliminates need for external timing components and guarantees consistent microprocessor initialization timing. |
| 250-nA ultra-low standby current | Enables integration into battery-powered systems where quiescent power dominates lifetime budget. |
| Open-drain RST with 6.5-V tolerance | Allows direct interface to 1.8-V, 3.3-V, or 5-V reset domains using appropriate pullup voltage. |
| –40°C to +125°C operation | Validated for use in automotive infotainment, industrial HMIs, and outdoor portable electronics. |
Applications
| Smartphone Power-On Reset | Industrial HMI Emergency Reset |
|---|---|
Use Scenario: User holds power and volume-down buttons simultaneously for >7.5 s to force hard reset of locked Android device. IC Role / Device Role / Timing Role: TPS3421ECDRYT detects synchronized low state on both buttons and issues fixed 400-ms reset pulse to SoC's POR pin. Use Value: Prevents accidental reboots from single-button presses while guaranteeing full processor reset sequence execution. | Use Scenario: Factory-floor operator presses dual emergency stop buttons to halt machinery control logic. IC Role / Device Role / Timing Role: TPS3421ECDRYT acts as safety-critical hardware reset arbiter-only asserting RST when both PB1 and PB2 are confirmed low for ≥7.5 s. Use Value: Adds intentional delay to prevent nuisance trips from transient contact bounce or ESD events. |
| Medical Wearable Recovery Mode | Automotive Infotainment Hard Reset |
Use Scenario: Patient holds two dedicated recovery buttons for 7.5 s to restore firmware on glucose monitor after crash. IC Role / Device Role / Timing Role: TPS3421ECDRYT generates precise 400-ms reset pulse to MCU, independent of button release timing. Use Value: Ensures complete memory initialization and bootloader handoff-critical for FDA-compliant device recovery. | Use Scenario: Driver holds navigation system power + menu buttons for >7.5 s to clear corrupted UI state in vehicle head unit. IC Role / Device Role / Timing Role: TPS3421ECDRYT provides deterministic reset signal to application processor, surviving wide automotive supply fluctuations (1.6–6.5 V). Use Value: Maintains reset functionality across cold-crank (≤2.5 V) and load-dump (≥6.5 V) conditions without external regulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar push-button reset controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3420ECDRYT | Same package and pinout; dual-input but RST deasserts immediately upon PBx release-not fixed pulse. | Suitable for systems requiring manual reset termination rather than timed hold. | Select when reset duration must be user-controllable via button release timing. |
| TPS3422ECDRYT | Same package; single-input (PB1 only); identical 400-ms tRST and 7.5-s tTIMER (TS = GND). | Used where only one physical button is available or required for reset initiation. | Select when board space or BOM count constraints eliminate need for dual-button validation. |
Compared with TPS3421ECDRYT, TPS3420ECDRYT offers input-dependent reset deassertion ideal for interactive diagnostics, while TPS3422ECDRYT reduces component count for single-button designs-both share identical ultra-low power, timing accuracy, and thermal range but differ fundamentally in input architecture and reset control model.
Availability
TPS3421ECDRYT is available at Aetrix Electronics and suitable for smartphone power sequencing, industrial HMI emergency shutdown, and medical wearable recovery mode requiring stable component supply across extended product lifecycles.
Supply support for TPS3421ECDRYT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 90 years of innovation in power management, signal chain, and microcontroller technologies.
The TPS342x family was designed specifically for ultra-low-power, space-constrained push-button reset applications in portable and automotive electronics-emphasizing timing precision, supply voltage flexibility, and robust ESD immunity.
FAQ
What is the function of the TS pin on the TPS3421ECDRYT?
The TS pin on the TPS3421ECDRYT selects between two push-button timer durations: connecting TS to GND configures tTIMER = 7.5 s (typical), while TS = VCC sets tTIMER = 0 s (factory test mode only). For normal operation, TS must be permanently tied to GND or VCC-dynamic switching is not supported and may cause erratic behavior. This configuration is sampled at power-up and when PB inputs are high.
Does the TPS3421ECDRYT require external pullup resistors on PB1 and PB2?
Yes, the TPS3421ECDRYT requires external pullup resistors on both PB1 and PB2 pins to VCC. The device does not include internal pullups on these inputs-unlike the TPS3422ECDRYT-and relies on external resistors to ensure defined high-state logic levels. Typical values range from 10 kΩ to 100 kΩ, selected based on system noise immunity and leakage requirements.
How long does the RST output remain active after assertion in the TPS3421ECDRYT?
The RST output of the TPS3421ECDRYT remains low for a factory-programmed fixed duration of 400 ms (typical), with guaranteed minimum 320 ms and maximum 480 ms across temperature and supply voltage. This fixed pulse is independent of PB1/PB2 release timing-ensuring predictable microprocessor reset hold time even if buttons are released early.
Can the TPS3421ECDRYT operate from a 1.8-V supply?
Yes, the TPS3421ECDRYT fully supports 1.8-V operation within its specified 1.6-V to 6.5-V supply range. At 1.8 V, standby current remains ≤1 µA (–40°C to +85°C), tTIMER retains ±20% accuracy, and tRST stays within 320–480 ms. The open-drain RST output can be pulled up to a higher voltage rail (e.g., 3.3 V) independently of VCC.
What is the maximum sink current capability of the RST pin on the TPS3421ECDRYT?
The RST pin on the TPS3421ECDRYT can sink up to 8 mA while maintaining VOL ≤0.4 V at VCC ≥4.5 V, ≤0.3 V at VCC ≥3.3 V, and ≤0.3 V at VCC ≥1.6 V. This ensures reliable logic-low signaling into standard CMOS reset inputs. Leakage current in high-impedance state is ±0.35 µA at VRST = 6.5 V, minimizing unintended loading on shared reset buses.
TPS3421ECDRYT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Reset Timer
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 64ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SON (1.45x1)
TPS3421ECDRYT FAQ
1.How can I place an order for TPS3421ECDRYT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3421ECDRYT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3421ECDRYT reliable?
The price and inventory of TPS3421ECDRYT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3421ECDRYT is usually 5 days.
3.What payment methods are accepted for TPS3421ECDRYT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3421ECDRYT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3421ECDRYT?
TPS3421ECDRYT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3421ECDRYT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3421ECDRYT?
For technical support, including TPS3421ECDRYT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3421ECDRYT requirements.
6.How does Aetrix verify that TPS3421ECDRYT is sourced from the original manufacturer or authorized distributors?
All TPS3421ECDRYT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3421ECDRYT meets industry standards.
7.What is the process for return or replacement of TPS3421ECDRYT?
All TPS3421ECDRYT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3421ECDRYT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3421ECDRYT part is unused and in its original packaging.
Return procedure for TPS3421ECDRYT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3421ECDRYT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

