Texas Instruments TPS3511DRG4
- Part No.:
- TPS3511DRG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS3511DRG4.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,694
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3511DRG4 from Texas Instruments is a dedicated power-supply supervisor IC for PC ATX and industrial switching power supplies, providing overvoltage (12 V/5 V/3.3 V), undervoltage (5 V/3.3 V), fault latching, open-drain PGO and FPO outputs, and 150-ms power-good delay. It operates from 4 V to 15 V and supports –40°C to 125°C ambient temperature.
For engineers reviewing the TPS3511DRG4 datasheet, TPS3511DRG4 pinout, TPS3511DRG4 application, or TPS3511DRG4 equivalent, key selection criteria include its 150-ms PGI-to-PGO delay, 75-ms short-circuit turnon protection, 73-µs OVP noise deglitching, 2.3-ms PSON-to-FPO turnoff delay, and SOIC-8 package compatibility with legacy ATX motherboard control architectures.
Technical Context
The TPS3511DRG4 integrates independent voltage comparators for 12 V (via VDD), 5 V (VS5), and 3.3 V (VS33) overvoltage detection, plus dual thresholds for 5 V and 3.3 V undervoltage monitoring. Its internal 73-µs deglitch filter prevents false triggering on transient spikes.
A 150-ms programmable power-good delay timer initiates after all monitored rails exceed their UV thresholds; fault conditions latch FPO high until PSON toggles low→high. The 38-ms PSON debounce and 75-ms UV enable delay prevent spurious turnon during power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Power-good delay | 150 ms - ensures stable 3.3 V/5 V rail startup before asserting PGO high to motherboard |
| OVP threshold (12 V) | 13.2–14.4 V - detects dangerous overvoltage on main ATX 12-V rail via VDD pin |
| UVP threshold (5 V) | 3.3–3.7 V - triggers fault latch if 5-V rail drops below safe logic supply level |
| UVP threshold (3.3 V) | 2.0–2.4 V - protects 3.3-V digital circuitry from brownout-induced malfunction |
| Noise deglitch time | 73 µs - suppresses EMI-induced false trips on OVP/UVP comparators |
| PSON debounce time | 24–57 ms - filters mechanical switch bounce or noisy control signals on PSON input |
| FPO sink current | 20 mA - drives external pullup resistor to assert fault condition to PSU controller |
| Operating temperature | –40°C to 125°C - supports extended thermal environments in industrial and server PSUs |
Pinout & Package
TPS3511DRG4 is housed in an 8-pin SOIC (D) package with 1.27-mm pitch, 3.91-mm body width, and 1.75-mm max height per JEDEC MS-012AA. Pin 1 is marked by a beveled corner or dot; device orientation follows standard SOIC top-view layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PGI | Power-good input | Accepts motherboard-generated PGI signal; enables PGO assertion only when PGI > 1.15 V |
| GND | Ground reference | Common return for all analog comparators, timers, and output drivers |
| FPO | Fault protection output | Open-drain output latched high during OV/UV fault; requires external pullup to 5–15 V |
| PSON | Power supply ON/OFF control | Active-low input; low enables main rails; 38-ms debounce prevents false toggling |
| PGO | Power-good output | Open-drain output asserted high after 150-ms delay when all rails are valid |
| VDD | Supply voltage / 12-V OVP input | 4–15 V supply input; also serves as 12-V overvoltage sense node |
| VS5 | 5-V over/undervoltage sense | Monitors 5-V rail for OVP (5.7–6.5 V) and UVP (3.3–3.7 V) |
| VS33 | 3.3-V over/undervoltage sense | Monitors 3.3-V rail for OVP (3.7–4.1 V) and UVP (2.0–2.4 V) |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail undervoltage lockout | Independent 5-V and 3.3-V UV detection with 146-µs minimum fault duration requirement |
| Three-rail overvoltage protection | Simultaneous 12-V (via VDD), 5-V, and 3.3-V OVP with 73-µs noise immunity |
| Latched fault response | FPO remains high until PSON toggles low→high - prevents automatic recovery during persistent faults |
| Short-circuit turnon protection | 75-ms UV enable delay after PSON low prevents false trip during output short at startup |
| Robust timing control | 2.3-ms PSON-to-FPO turnoff delay and 150-ms PGI-to-PGO delay ensure deterministic sequencing |
Applications
| ATX Power Supply Supervision | Industrial Switching PSU Monitoring |
|---|---|
Use Scenario: Real-time monitoring of 12 V, 5 V, and 3.3 V outputs in desktop/server ATX power supplies during cold start and load transients. IC Role / Device Role / Timing Role: Central supervisor coordinating PSON activation, PGO assertion, and FPO latching based on multi-rail voltage thresholds and timing delays. Use Value: Prevents system boot under unsafe voltage conditions using 150-ms PGO delay and latched FPO that requires manual reset. | Use Scenario: Protecting embedded industrial power modules from overvoltage events caused by regulator failure or line surges. IC Role / Device Role / Timing Role: Fault detector with 73-µs deglitching and 12-V OVP sensing via VDD pin, enabling fast shutdown before downstream damage occurs. Use Value: Eliminates need for discrete comparator + timer circuits - reduces BOM count and improves timing consistency across 3.3 V/5 V/12 V rails. |
| Server PSU Redundancy Control | Battery Backup System Sequencing |
Use Scenario: Coordinating dual-redundant PSUs in rack-mounted servers where one unit must shut down cleanly upon fault detection. IC Role / Device Role / Timing Role: Fault initiator - asserts FPO to disable main converters while preserving standby (5 VSB) power for failover logic. Use Value: Enables graceful switchover by holding FPO high until PSON toggle, avoiding race conditions between redundant units. | Use Scenario: Managing power handoff between AC mains and battery-backed DC supply in telecom or medical backup systems. IC Role / Device Role / Timing Role: Sequencer - uses PGI input to gate PGO assertion and applies 75-ms UV delay to prevent premature brownout shutdown during battery transition. Use Value: Extends hold-up time margin by delaying UV response, allowing seamless transfer without system reset. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3510DR | 300-ms PGI-to-PGO delay; rated for –40°C to 85°C only | Suitable for commercial-grade ATX PSUs without extended temperature requirements | Select TPS3510DR only if 300-ms delay aligns with motherboard timing specs and 85°C max ambient suffices |
| UCC3917DG4 | Single 5-V UV/OV monitor; no 3.3-V or 12-V support; no PGI input | Targeted at simpler 5-V-only systems lacking multi-rail coordination needs | Choose UCC3917DG4 only for cost-sensitive, single-rail designs where 3.3-V/12-V supervision is unnecessary |
Compared with TPS3511DRG4, TPS3510DR offers longer power-good delay but lacks extended temperature range, while UCC3917DG4 reduces feature set to basic 5-V monitoring - neither provides full 3.3 V/5 V/12 V supervision with latched fault response and PGI gating.
Availability
TPS3511DRG4 is available at Aetrix Electronics and suitable for ATX power supply design, industrial PSU redundancy control, server board power sequencing, and battery backup system handoff requiring stable component supply and long-lifecycle support.
Supply support for TPS3511DRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in power integrity solutions.
The TPS351x family was designed specifically for ATX and industrial switching power supplies to replace discrete supervision circuits with integrated, timing-accurate, multi-rail voltage monitoring and fault latching.
FAQ
What is the power-good delay of the TPS3511DRG4, and how does it differ from the TPS3510DR?
The TPS3511DRG4 has a fixed 150-ms power-good delay from PGI rise to PGO assertion, whereas the TPS3510DR uses a 300-ms delay. This difference directly impacts motherboard compatibility: systems requiring faster PGO response after power-on must use TPS3511DRG4, while those aligned with legacy 300-ms specifications may use TPS3510DR. Both devices share identical pinout and functional architecture outside the delay timer.
How does the TPS3511DRG4 detect 12-V overvoltage without a dedicated VS12 pin?
The TPS3511DRG4 monitors 12-V overvoltage through the VDD pin - the same pin that supplies operating power. When VDD exceeds 13.2–14.4 V, the internal comparator triggers OVP and asserts FPO high. This dual-use design eliminates the need for a separate 12-V sense input, simplifying PCB routing while maintaining accurate 12-V fault detection critical for ATX compliance.
Can the TPS3511DRG4 be used in systems requiring operation above 85°C ambient?
Yes - the TPS3511DRG4 is characterized for continuous operation from –40°C to 125°C, making it suitable for high-temperature industrial and server environments where the TPS3510DR (–40°C to 85°C) would fail. This extended rating is confirmed in TI's official packaging addendum and absolute maximum ratings table, and applies to all SOIC-8 variants including TPS3511DRG4.
What happens to the FPO output during a short-circuit condition at power-on?
During short-circuit power supply turnon, the TPS3511DRG4 applies a 75-ms delay before enabling undervoltage protection on VS5 and VS33. This prevents false FPO assertion caused by slow-rising rails under heavy short-circuit loads. If UV persists beyond 146 µs after the 75-ms window, FPO latches high and remains asserted until PSON toggles low→high - ensuring reliable fault capture without nuisance tripping.
Is the TPS3511DRG4 pin-compatible with other members of the TPS351x family?
Yes - the TPS3511DRG4 shares identical SOIC-8 pinout, terminal functions, and electrical interface with TPS3510DR and TPS3510D. All devices use the same PGI, GND, FPO, PSON, PGO, VDD, VS5, and VS33 pin assignments. This allows drop-in replacement for delay or temperature-range upgrades, provided the host system's timing and thermal requirements align with the selected variant.
TPS3511DRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 3.3V, 5V, 12V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TPS3511DRG4 FAQ
1.How can I place an order for TPS3511DRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3511DRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3511DRG4 reliable?
The price and inventory of TPS3511DRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3511DRG4 is usually 5 days.
3.What payment methods are accepted for TPS3511DRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3511DRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3511DRG4?
TPS3511DRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3511DRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3511DRG4?
For technical support, including TPS3511DRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3511DRG4 requirements.
6.How does Aetrix verify that TPS3511DRG4 is sourced from the original manufacturer or authorized distributors?
All TPS3511DRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3511DRG4 meets industry standards.
7.What is the process for return or replacement of TPS3511DRG4?
All TPS3511DRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3511DRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3511DRG4 part is unused and in its original packaging.
Return procedure for TPS3511DRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3511DRG4 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

