Texas Instruments TPS3513DR
- Part No.:
- TPS3513DR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS3513DR.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,127
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3513DR from Texas Instruments is a PC power supply supervisor IC designed for ATX/ATX12V-compliant systems. It provides coordinated overvoltage (OVP), undervoltage (UVP), and overcurrent (OCP) protection for 12 V, 5 V, and 3.3 V rails; features open-drain PGO and FPO outputs; and operates across –40°C to 85°C with 4.5 V to 15 V supply range.
For engineers reviewing the TPS3513DR datasheet, TPS3513DR pinout, TPS3513DR application, or TPS3513DR equivalent, this page delivers verified functional identity, validated SOIC-14 pin mapping, confirmed rail-specific trip thresholds (e.g., VS12 OVP = 13.8 V typ), real-world timing specs (300-ms PGO delay, 38-ms PSON debounce), and two technically documented alternative supervisors for PC PSU monitoring.
Technical Context
The TPS3513DR integrates three independent OCP comparators (IS12/IS5/IS33), dual UVP/OVP detection per rail (VS12/VS5/VS33), and a programmable current reference via RI pin (12.5–62.5 µA). Its fault latch architecture requires PSON low-to-high transition for reset, and all protection events assert FPO high while pulling PGO low.
It implements precise timing control: 300-ms PGI-to-PGO delay, 75-ms short-circuit turn-on protection delay for 3.3 V/5 V, 2.3-ms PSON-to-FPO turnoff delay, and 73-µs noise deglitching on OVP/UVP inputs. All logic is referenced to VDD, with VS12 supplying bias to OCP circuitry and drawing <1 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVP Threshold (VS12) | 13.8 V typical - triggers FPO high when 12 V rail exceeds safe limit, latching until PSON reset |
| UVP Threshold (VS12) | 9.0 V typical - initiates fault response if 12 V drops below minimum operating voltage |
| OCP Trip Accuracy | ±5 mV input offset - ensures precise current-sense comparator matching for reliable overload detection |
| PGO Delay | 300 ms typical - meets ATX specification for stable power-good assertion after rail stabilization |
| PSON Debounce | 38 ms typical - prevents false enable/disable due to switch bounce or noise on motherboard control line |
| Supply Range (VDD) | 4.5 V to 15 V - supports wide-input auxiliary supplies common in PC PSUs without external regulation |
| Operating Temp | –40°C to 85°C - qualified for industrial-grade PC power supply environments including server chassis |
Pinout & Package
TPS3513DR is packaged in a 14-pin SOIC (D package), 1.75 mm max height, RoHS-compliant, with NIPDAU lead finish and MSL Level-1 rating. Pin 1 is marked by a beveled corner or dot; pin numbering follows standard SOIC convention (counterclockwise from top-left).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PGI (Pin 1) | Power-good input | Monitors upstream PSU status; >1.2 V enables PGO assertion after 300-ms delay |
| FPO (Pin 3) | Fault protection output | Open-drain, latched high during any OVP/UVP/OCP event; requires external pullup to 5 V/12 V |
| PSON (Pin 4) | Power supply on/off control | Active-low enable; floating = disable main rails; debounced 38 ms to reject glitches |
| RI (Pin 6) | Current reference setting | Sets I(ref) = 12.5–62.5 µA for OCP threshold programming; connected to GND via precision resistor |
| PGO (Pin 14) | Power-good output | Open-drain signal indicating 3.3 V/5 V rails are within spec; floats high when valid, pulled low on fault |
Key Features
| Feature | Design Value |
|---|---|
| Rail-specific OVP/UVP/OCP | Independent monitoring of 12 V, 5 V, and 3.3 V rails with dedicated pins (VS12/VS5/VS33, IS12/IS5/IS33) enables selective fault isolation |
| Programmable OCP threshold | RI pin allows precise trip-point adjustment using external resistor; supports 9.2 A (12 V), 13.5 A (3.3 V), and 24.6 A (5 V) examples per datasheet |
| Latched fault protection | FPO remains high after fault detection until PSON toggles low-to-high - prevents uncontrolled restart during persistent overload |
| ATX-compliant timing | 300-ms PGO delay, 75-ms short-circuit turnon protection, and 2.3-ms PSON-to-FPO turnoff delay meet PC platform requirements |
| Wide VDD operation | 4.5 V to 15 V supply range eliminates need for local LDO; compatible with 5 VSB or 12 V auxiliary rails |
Applications
| Desktop PC Power Supply | Server ATX12V PSU |
|---|---|
|
Use Scenario: Monitoring 12 V, 5 V, and 3.3 V outputs in an ATX12V-compliant switching power supply for desktop motherboards. IC Role / Device Role / Timing Role: Central supervisor enforcing rail sequencing, fault detection, and power-good signaling per Intel ATX specification. Use Value: Ensures system stability by latching faults on OVP/UVP/OCP events and providing 300-ms PGO delay aligned with CPU VRM enable timing. |
Use Scenario: Protecting redundant 12 V/5 V/3.3 V outputs in enterprise server PSUs where uptime and graceful shutdown are critical. IC Role / Device Role / Timing Role: Fault coordinator that disables main rails via FPO while preserving 5 VSB standby, enabling controlled thermal shutdown. Use Value: Prevents cascading failure by isolating faulty rails without disrupting management controller (BMC) power from 5 VSB. |
| Industrial Embedded Power System | Network Equipment PSU |
|
Use Scenario: Supervising multi-rail DC-DC converters in fanless industrial PCs operating at extended temperature. IC Role / Device Role / Timing Role: Temperature-hardened supervisor (–40°C to 85°C) delivering rail validation and latch-reset control via PSON. Use Value: Maintains reliability in convection-cooled enclosures by detecting slow voltage droop before thermal runaway occurs. |
Use Scenario: Securing PoE+ midspan or endpoint power supplies requiring strict 3.3 V/5 V/12 V rail integrity for Ethernet PHYs and controllers. IC Role / Device Role / Timing Role: Dual-role monitor - validates auxiliary 3.3 V for control logic and main 12 V for PoE HDBaseT drivers. Use Value: Avoids data corruption by asserting PGO only after both 3.3 V and 5 V stabilize, meeting IEEE 802.3bt startup timing windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PC power supply supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3511DR | Single-rail (5 V/3.3 V only) supervision; no 12 V OVP/UVP or IS12 input; lacks VS12 pin | Targeted at low-power SFX or micro-ATX PSUs without 12 V rail monitoring requirement | Select only if 12 V rail supervision is omitted from design; not drop-in for TPS3513DR's full 3-rail coverage |
| UCD90120APW | 12-channel digital PMBus sequencer; programmable thresholds/timing via I²C; higher BOM cost and firmware dependency | Used in high-end server PSUs requiring dynamic margining, telemetry, and multi-phase sequencing | Choose when advanced diagnostics, remote configuration, or >3 rail coordination are required - not for cost-sensitive ATX designs |
Compared with TPS3513DR, TPS3511DR omits 12 V supervision capability and cannot replace it in full-ATX applications, while UCD90120APW adds digital configurability at the expense of analog simplicity, layout area, and component count - making TPS3513DR optimal for fixed-function, high-volume PC PSU designs.
Availability
TPS3513DR is available at Aetrix Electronics and suitable for desktop PC power supplies, server ATX12V units, and industrial embedded power systems requiring stable component supply, long-lifecycle support, and RoHS-compliant SOIC packaging.
Supply support for TPS3513DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in power supply IC design.
The TPS3513DR belongs to TI's PC power supply supervisor product line, engineered specifically to meet Intel ATX/ATX12V specifications for rail monitoring, fault protection, and power-good signaling in desktop and server platforms.
FAQ
What is the primary function of the TPS3513DR in a PC power supply?
The TPS3513DR serves as a dedicated supervisor IC that monitors overvoltage, undervoltage, and overcurrent conditions across 12 V, 5 V, and 3.3 V rails in ATX/ATX12V-compliant power supplies. It asserts open-drain PGO and FPO signals to coordinate system power-up sequencing and initiate safe shutdown during faults. The TPS3513DR integrates precise timing blocks-including 300-ms PGO delay and 38-ms PSON debounce-to meet industry-standard power delivery requirements.
How does the TPS3513DR implement overcurrent protection for different voltage rails?
The TPS3513DR uses three dedicated current-sense inputs-IS12, IS5, and IS33-to monitor overcurrent on 12 V, 5 V, and 3.3 V rails respectively. An external resistor between RI and GND sets a reference current (12.5–62.5 µA), which scales the OCP trip point via internal current mirrors. For example, with RI = 56 kΩ and V(RI) = 1.15 V, I(ref) = 20 µA yields a 9.2 A trip on the 12 V rail. The TPS3513DR asserts FPO high and pulls PGO low within 73 µs of detecting sustained overcurrent.
What are the key timing parameters defined for the TPS3513DR?
The TPS3513DR specifies several critical timing parameters: 300-ms delay from PGI/VS33/VS5 stabilization to PGO assertion; 75-ms short-circuit turnon protection delay for 3.3 V/5 V rails; 38-ms PSON input debounce window; and 2.3-ms delay from PSON low-to-high to FPO deassertion during turnoff. All values are typicals across –40°C to 85°C and align with ATX platform requirements. The TPS3513DR also includes 73-µs noise deglitching on OVP/UVP inputs to prevent false triggering.
Can the TPS3513DR be used in systems requiring 5 VSB-only operation?
Yes, the TPS3513DR supports 5 VSB-only operation: its VDD supply range (4.5 V to 15 V) accommodates 5 V standby rails directly, and it draws only 1 mA typical supply current. The PGI input can be driven from 5 VSB logic, while PGO and FPO outputs are open-drain and compatible with 5 V pullups. The TPS3513DR maintains full supervision capability-including 3.3 V/5 V UVP detection and PGO generation-even when powered solely from 5 VSB, making it suitable for always-on subsystems.
What package options are available for the TPS3513DR, and what are their key distinctions?
The TPS3513DR is offered exclusively in the SOIC-14 (D) package: 14-pin, 1.75 mm max height, RoHS-compliant, with NIPDAU lead finish and MSL Level-1 rating. It ships in 2500-unit tape-and-reel format (TPS3513DR) or same-spec variant TPS3513DR.A. Unlike the obsolete PDIP-14 (N) version, the TPS3513DR is surface-mount optimized for automated assembly and thermal performance in modern PSU layouts. Its pinout and electrical specs are identical across D-package variants.
TPS3513DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 3.3V, 5V, 12V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 200ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
TPS3513DR FAQ
1.How can I place an order for TPS3513DR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3513DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3513DR reliable?
The price and inventory of TPS3513DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3513DR is usually 5 days.
3.What payment methods are accepted for TPS3513DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3513DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3513DR?
TPS3513DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3513DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3513DR?
For technical support, including TPS3513DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3513DR requirements.
6.How does Aetrix verify that TPS3513DR is sourced from the original manufacturer or authorized distributors?
All TPS3513DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3513DR meets industry standards.
7.What is the process for return or replacement of TPS3513DR?
All TPS3513DR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3513DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3513DR part is unused and in its original packaging.
Return procedure for TPS3513DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3513DR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
