Texas Instruments TPS3514DR
- Part No.:
- TPS3514DR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS3514DR.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,044
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3514DR from Texas Instruments is a PC power-supply supervisor IC that provides over-voltage (OV), under-voltage (UV), and over-current (OC) protection for 12V, 5V, and 3.3V rails, plus power-good monitoring and fault-latched open-drain outputs. It features 300ms PGI-to-PGO delay, 75ms OCP enable delay, 2.3ms PSON-to-FPO turn-off delay, and operates from –40°C to +85°C in SOIC-14 package.
For engineers reviewing the TPS3514DR datasheet, TPS3514DR pinout, TPS3514DR application, or TPS3514DR equivalent, key selection criteria include its triple-rail OV/UV/OCP supervision, programmable OCP reference current (12.5–62.5 µA), open-drain FPO/PGO outputs with latch reset via PSON, and compatibility with ATX-style PC power supply control architectures.
Technical Context
The TPS3514DR integrates three independent OCP comparators supplied by VS12, each using an external sense resistor and a precision I(REF) sourced from the RI pin (1.15 V typical). Its UVLO circuit has asymmetric thresholds (4.45 V on, 3.65 V off) and disables under-voltage detection during PSON transitions to prevent false turn-on.
OVP and UVP functions use internal 150 µs debounce; fault conditions (OV, OC, or 12V UVP) assert FPO high (latched) and PGO low. PSON toggling from low-to-high resets the FPO latch, while PGI, VS33, and VS5 must exceed their respective UV thresholds before PGO asserts after 300 ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 15 V - supports wide-input auxiliary rail operation without external regulation |
| OV Thresholds (VS12/VS5/VS33) | 13.2–14.4 V / 5.7–6.5 V / 3.7–4.1 V - tight tolerance enables reliable rail overvoltage cutoff |
| UV Thresholds (VS12/VS5/VS33) | 8.5–9.5 V / 3.3–3.7 V / 2.0–2.4 V - ensures stable 12V rail shutdown before system instability |
| OCP Reference Current (IREF) | 12.5 µA to 62.5 µA - sets trip point via external RI resistor; enables precise current-sense scaling |
| PGO Delay (PGI to PGO) | 200–450 ms - meets ATX specification for power-good assertion timing after valid input |
| FPO Latch Reset | PSON low-to-high transition - provides deterministic fault recovery without power cycle |
| Operating Temperature | –40°C to +85°C - qualified for industrial and PC motherboard environments |
Pinout & Package
TPS3514DR is housed in a 14-pin SOIC (D) package, 3.9 mm × 8.65 mm footprint, 1.75 mm max height, RoHS-compliant NIPDAU lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 PGI | Power-Good Input | Monitors external power-good signal; initiates 300ms PGO assertion when valid |
| 2 GND | Ground Reference | Common return for all analog and digital sections; requires low-impedance PCB connection |
| 3 FPO | Fault Protection Output | Open-drain output latched high during OV/OC/UVP faults; reset by PSON toggle |
| 4 PSON | Power-Supply On/Off Control | Active-low enable; debounced 24–50 ms; controls main rail activation and fault latch reset |
| 5 IS12 | 12V Over-Current Sense Input | Connects to shunt resistor on 12V rail; compares against I(REF) × 8 × RSENSE |
| 6 RI | OCP Reference Source | Sets I(REF) = V(RI)/RI; V(RI) = 1.1–1.2 V; programs trip current across all rails |
| 7 NC | No Internal Connection | Not bonded; must remain unconnected per TI design guidelines |
| 8 IS5 | 5V Over-Current Sense Input | Input for 5V rail current sensing; shares same OCP architecture as IS12 and IS33 |
| 9 IS33 | 3.3V Over-Current Sense Input | Input for 3.3V rail current sensing; enables coordinated multi-rail overload protection |
| 10 VS12 | 12V Voltage Monitoring Input | Supplies OCP comparators; monitors 12V rail for OV (13.2–14.4 V) and UVP (8.5–9.5 V) |
| 11 VS33 | 3.3V Voltage Monitoring Input | Monitors 3.3V rail for OV (3.7–4.1 V) and UV (2.0–2.4 V); no UVP latch for 3.3V |
| 12 VS5 | 5V Voltage Monitoring Input | Monitors 5V rail for OV (5.7–6.5 V) and UV (3.3–3.7 V); no UVP latch for 5V |
| 13 VDD | Supply Voltage Input | Primary IC supply; powers internal bandgap, logic, and output drivers; 4.5–15 V range |
| 14 PGO | Power-Good Output | Open-drain output asserted high after 300ms delay when PGI and 3.3V/5V rails are valid |
Key Features
| Feature | Design Value |
|---|---|
| Triple-Rail OV/UV/OCP Supervision | Simultaneously monitors 12V, 5V, and 3.3V rails with dedicated inputs and independent thresholds |
| Programmable Over-Current Trip | I(REF) set via single RI resistor enables precise, scalable current-limiting across all three rails |
| Latched Fault Protection Output | FPO remains high until explicit PSON low-to-high reset - prevents automatic recovery during persistent faults |
| ATX-Compliant Power-Good Timing | 300ms PGI-to-PGO delay and 75ms OCP enable align with PC power supply specification requirements |
| Robust Input Debounce | 38ms PSON debounce and 73–150µs noise deglitching prevent false triggering from transients |
Applications
| Desktop PC Power Supply Monitoring | Industrial ATX-Compatible PSU |
|---|---|
Use Scenario: Real-time supervision of 12V, 5V, and 3.3V outputs in ATX-compliant switching power supplies for desktop motherboards. IC Role / Device Role / Timing Role: Central supervisor managing power-good signaling, fault latching, and coordinated rail shutdown. Use Value: Ensures compliance with ATX timing specs (300ms PGO delay, 2.3ms FPO turn-off), preventing system boot failure due to premature power-good assertion. | Use Scenario: Embedded industrial systems requiring reliable multi-rail voltage monitoring and fail-safe shutdown under overload or overvoltage. IC Role / Device Role / Timing Role: Fault-detection controller interfacing with MOSFET gate drivers and system microcontrollers via open-drain FPO/PGO. Use Value: Latched FPO output maintains fault state until operator-initiated reset, eliminating uncontrolled restarts in safety-critical environments. |
| Server PSU Redundancy Management | Medical Equipment Power Sequencing |
Use Scenario: Dual-PSU redundancy schemes where one TPS3514DR supervises primary supply and triggers switchover upon fault detection. IC Role / Device Role / Timing Role: Fault coordinator generating synchronized PGO deassertion and FPO latch signals to upstream control logic. Use Value: 38ms PSON debounce and 73µs OVP deglitching ensure immunity to brief line disturbances, reducing false switchover events. | Use Scenario: Diagnostic imaging equipment requiring strict sequencing and validation of auxiliary 3.3V/5V/12V rails before high-voltage subsystem activation. IC Role / Device Role / Timing Role: Pre-power-up validator verifying all low-voltage rails meet UV/OV thresholds prior to enabling HV generators. Use Value: Asymmetric UVLO (4.45 V on / 3.65 V off) prevents oscillation during brownout conditions, ensuring clean power-up sequence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PC power-supply supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3513DR | Omits 12V UVP function; retains 12V OVP, 5V/3.3V OV/UV/OCP, and identical pinout | Not suitable for designs requiring 12V under-voltage lockout; otherwise drop-in replacement | Select TPS3513DR only if 12V UVP is unnecessary and cost optimization is prioritized |
| UC2903N | Analog comparator-based supervisor; no integrated OCP reference, no programmable I(REF), no PSON-controlled latch | Requires external components for OCP and latch functionality; lacks 300ms PGO delay | Choose UC2903N only for legacy designs with existing discrete supervision circuits and no need for integrated OCP |
Compared with TPS3514DR, TPS3513DR removes 12V UVP but maintains full pin and functional compatibility for simpler PSUs, while UC2903N demands external circuitry for equivalent protection-making TPS3514DR the only single-chip solution supporting full ATX-compliant triple-rail OV/UV/OCP with latch and timing.
Availability
TPS3514DR is available at Aetrix Electronics and suitable for desktop PC power supplies, industrial ATX-compatible PSUs, server redundant power systems, and medical diagnostic equipment requiring stable component supply and long-term lifecycle support.
Supply support for TPS3514DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and computing markets.
The TPS3514DR belongs to TI's PC Power-Supply Supervisor family, engineered specifically for ATX-compliant power supply monitoring with integrated OV/UV/OCP, power-good timing, and fault latching-targeting reliability-critical PC and industrial power systems.
FAQ
What is the primary function of the TPS3514DR in a PC power supply?
The TPS3514DR serves as a dedicated PC power-supply supervisor IC that monitors 12V, 5V, and 3.3V rails for over-voltage, under-voltage, and over-current faults, generates a timed power-good signal (PGO), and provides a latched fault-protection output (FPO). Its design ensures ATX compliance through precise 300ms PGO delay, 75ms OCP enable timing, and PSON-controlled fault reset-making the TPS3514DR essential for safe, standards-conforming power delivery in desktop and industrial systems.
How does the TPS3514DR implement over-current protection across multiple voltage rails?
The TPS3514DR implements over-current protection using three dedicated sense inputs (IS12, IS5, IS33) and a programmable reference current (IREF) sourced from the RI pin. An external resistor between RI and GND sets IREF (12.5–62.5 µA), and each OCP comparator applies an 8× gain factor: IOCP_TRIP = IREF × 8 × RSENSE / RSHUNT. This architecture allows independent, scalable current limiting for 12V, 5V, and 3.3V rails using a single precision reference-enabling accurate overload detection without additional ICs in the TPS3514DR system.
What is the role of the PSON pin on the TPS3514DR, and how does it interact with fault recovery?
The PSON pin on the TPS3514DR is an active-low power-supply enable input that also serves as the fault latch reset mechanism. When a fault (OV, OC, or 12V UVP) occurs, FPO latches high and PGO goes low; this state persists until PSON transitions from low to high-a deliberate toggle that clears the latch and restores normal operation. The 38ms debounce on PSON prevents spurious resets from noise, and during PSON transitions, under-voltage detection is disabled to avoid turn-on failure. Thus, the TPS3514DR requires intentional user or controller action via PSON to recover from faults.
Can the TPS3514DR be used in applications outside of PC power supplies?
Yes, the TPS3514DR is applicable beyond PC power supplies in any system requiring coordinated multi-rail voltage and current supervision with deterministic fault handling. Its –40°C to +85°C rating, programmable OCP, and latched FPO make it suitable for industrial ATX-compatible PSUs, server redundant power units, and medical diagnostic equipment needing validated power sequencing. However, its fixed ATX-aligned timing (e.g., 300ms PGO delay) and 12V/5V/3.3V-specific thresholds mean custom timing or rail voltages require external circuitry-so the TPS3514DR excels where its native feature set matches the application's protection and timing profile.
What package type and thermal characteristics apply to the TPS3514DR?
The TPS3514DR is packaged in a 14-pin SOIC (D) with 3.9 mm × 8.65 mm footprint, 1.75 mm max height, and NIPDAU lead finish. Its thermal performance is characterized by a 956 mW power rating at +25°C, derating linearly at 7.65 mW/°C above that temperature to 497 mW at +85°C. The device draws ≤1 mA supply current and sources <1 mA from VS12, minimizing self-heating. This SOIC package supports standard reflow profiles (MSL Level-1, peak 260°C) and is optimized for compact, high-density PCB layouts common in modern power supply designs using the TPS3514DR.
TPS3514DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 3.3V, 5V, 12V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 200ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
TPS3514DR FAQ
1.How can I place an order for TPS3514DR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3514DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3514DR reliable?
The price and inventory of TPS3514DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3514DR is usually 5 days.
3.What payment methods are accepted for TPS3514DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3514DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3514DR?
TPS3514DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3514DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3514DR?
For technical support, including TPS3514DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3514DR requirements.
6.How does Aetrix verify that TPS3514DR is sourced from the original manufacturer or authorized distributors?
All TPS3514DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3514DR meets industry standards.
7.What is the process for return or replacement of TPS3514DR?
All TPS3514DR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3514DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3514DR part is unused and in its original packaging.
Return procedure for TPS3514DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3514DR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
