Texas Instruments TPS3514N
- Part No.:
- TPS3514N
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
TPS3514N.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:406
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3514N from Texas Instruments is a PC power-supply supervisor IC that provides over-voltage (OV), under-voltage (UV), and over-current (OC) protection for 12V, 5V, and 3.3V rails, plus open-drain power-good (PGO) and fault-protection (FPO) outputs. It features 300ms PGO delay, 75ms OC enable delay, programmable OCP via RI pin (12.5–62.5µA), and operates from –40°C to +85°C in DIP-14 package.
For engineers reviewing the TPS3514N datasheet, TPS3514N pinout, TPS3514N application, or TPS3514N equivalent, key selection criteria include its triple-rail OV/UV/OCP monitoring, latched FPO with PSON reset, 300ms power-good timing, and compatibility with ATX-style PC power supply control architectures requiring robust fault detection and sequencing.
Technical Context
The TPS3514N integrates three independent voltage comparators for OV/UV detection on VS12, VS5, and VS33 inputs, plus three dedicated OCP comparators fed by IS12/IS5/IS33 current-sense inputs. Its UVLO threshold is fixed at 4.45V (on) / 3.65V (off), and it uses internal 1.15V bandgap reference with 150µs noise deglitching on UVP paths.
OCP trip points are programmable via external resistor between RI and GND, setting I(REF) to scale OCP thresholds (e.g., 9.2A on 12V rail with 56kΩ). The FPO output is latched high during any OV, UV, or OC fault and resets only upon PSON low-to-high transition or VDD removal - not automatic recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5V to 15V - supports wide-input auxiliary bias from standby or main rails. |
| OV Thresholds (VS12/VS5/VS33) | 13.8V / 6.1V / 3.9V typical - protects against sustained overvoltage on all three primary DC outputs. |
| UV Thresholds (VS12/VS5/VS33) | 9.0V / 3.5V / 2.2V typical - ensures stable operation before asserting PGO; 12V UVP only. |
| OCP Reference Current (IREF) | 12.5µA to 62.5µA - sets precise trip points via external RI resistor; enables scalable current sensing. |
| PGO Delay | 300ms typical - meets ATX specification for power-good assertion after valid input conditions. |
| FPO Latch Reset | PSON low-to-high transition - requires explicit system-level reset signal; prevents spurious recovery. |
| Operating Temperature | –40°C to +85°C - qualified for industrial and PC power supply environments. |
Pinout & Package
TPS3514N is housed in a 14-pin plastic dual in-line package (PDIP-N), 0.300" wide, with through-hole mounting and standard DIP footprint. Pin 1 is marked by notch or dot; leads are tin-lead (NIPDAU) finish, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (PGI) | Power-Good Input | Monitors external power-good signal; must exceed 1.15V to enable PGO assertion. |
| 2 (GND) | Ground Reference | Analog/digital common return for all comparators, references, and outputs. |
| 3 (FPO) | Fault Protection Output | Open-drain, latched high during any OV/UV/OC fault; reset only by PSON toggle. |
| 4 (PSON) | Power-Supply On/Off Control | Active-low enable; initiates startup sequence and resets FPO latch on rising edge. |
| 5 (IS12) | 12V Over-Current Sense Input | High-side current sense input for 12V rail; connects to shunt resistor network. |
| 6 (RI) | OCP Reference Source | Sets I(REF) for all three OCP channels; resistor to GND programs trip point. |
| 7 (NC) | No Internal Connection | Unbonded pin; must remain unconnected per datasheet. |
| 8 (IS5) | 5V Over-Current Sense Input | High-side current sense input for 5V rail; shares same OCP architecture as IS12/IS33. |
| 9 (IS33) | 3.3V Over-Current Sense Input | High-side current sense input for 3.3V rail; supports precision overload detection. |
| 10 (VS12) | 12V Voltage Monitor Input | Direct connection to 12V rail for OV/UV detection; 15V max rating. |
| 11 (VS33) | 3.3V Voltage Monitor Input | Direct connection to 3.3V rail for OV/UV detection; 16V max rating. |
| 12 (VS5) | 5V Voltage Monitor Input | Direct connection to 5V rail for OV/UV detection; 16V max rating. |
| 13 (VDD) | Supply Voltage Input | Bias supply for internal circuitry; powers comparators, logic, and reference. |
| 14 (PGO) | Power-Good Output | Open-drain output asserted high after 300ms when PGI, VS5, and VS33 meet thresholds. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-Rail OV/UV Monitoring | Simultaneous 12V/5V/3.3V protection with independent thresholds and 150–225µs deglitching. |
| Programmable Over-Current Protection | I(REF) set via single external resistor enables precise, scalable OCP trip points across all rails. |
| Latched Fault Protection Output (FPO) | Stays high until explicit PSON reset - prevents unsafe auto-recovery during persistent faults. |
| 300ms Power-Good Delay | Meets ATX specification for stable power-good assertion after valid input conditions are met. |
| 75ms OCP Enable Delay | Delays OCP activation after PSON assertion to avoid false trips during power-up transients. |
Applications
| ATX Main Power Supply | Industrial 12V/5V/3.3V Multi-Rail PSU |
|---|---|
Use Scenario: Monitors 12V, 5V, and 3.3V outputs in desktop PC power supplies to ensure compliance with ATX timing and fault response requirements. IC Role / Device Role / Timing Role: Central supervisor coordinating PGO assertion, FPO latching, and PSON-controlled reset sequencing. Use Value: Enables reliable power-good signaling and immediate shutdown on overvoltage or overload - preventing motherboard damage. | Use Scenario: Used in ruggedized embedded power systems where multiple isolated DC rails require coordinated fault detection and isolation. IC Role / Device Role / Timing Role: Fault manager for redundant or mission-critical multi-output supplies with manual or microcontroller-initiated reset. Use Value: Provides deterministic, non-autonomous fault response with explicit reset requirement - critical for safety-critical restart protocols. |
| Server PSU Sequencing Controller | Legacy PC Power Management Board |
Use Scenario: Integrated into server power supply control boards to enforce strict rail sequencing, UV/OV limits, and OCP thresholds per platform spec. IC Role / Device Role / Timing Role: Primary protection engine enforcing 300ms PGO delay, 75ms OCP enable, and 2.3ms FPO turn-off delay. Use Value: Guarantees clean power delivery before host boot and rapid fault containment without software dependency. | Use Scenario: Replaces discrete comparator-based supervision in older PC motherboards or add-in cards needing compact, integrated monitoring. IC Role / Device Role / Timing Role: Drop-in replacement for legacy discrete solutions - consolidates 12+ components into single PDIP-14 IC. Use Value: Reduces BOM count and PCB area while adding programmable OCP and latched fault reporting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PC power-supply supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3513N | Omits 12V OCP (IS12 pin absent); identical OV/UV, PGO/FPO, and timing functions. | Suitable only for 5V/3.3V-only supplies; cannot monitor 12V current. | Select when 12V rail is not current-sensed or when cost reduction justifies reduced protection scope. |
| UC2903N | Analog supervisor with fixed 5V/3.3V OV/UV, no OCP, no PSON control, and no latched FPO. | Limited to basic voltage monitoring; lacks programmable OCP and fault latching. | Choose only for simple, low-cost voltage-only monitoring where current protection is handled externally. |
Compared with TPS3514N, TPS3513N removes 12V OCP capability but retains full voltage supervision and timing, while UC2903N offers only basic OV/UV detection without current monitoring or latched fault signaling - making TPS3514N uniquely suited for full-featured ATX-compliant protection.
Availability
TPS3514N is available at Aetrix Electronics and suitable for ATX power supplies, industrial multi-rail PSUs, server power management modules, and legacy PC board replacements requiring stable component supply and long-lifecycle support.
Supply support for TPS3514N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and computing markets.
The TPS3514N belongs to TI's PC Power-Supply Supervisor product line, designed specifically to replace discrete protection circuits in ATX and SFX power supplies with integrated, configurable, and standards-compliant monitoring.
FAQ
What is the function of the RI pin on the TPS3514N?
The RI pin on the TPS3514N serves as the reference current source for over-current protection. Connecting an external resistor between RI and GND sets I(REF) from 12.5µA to 62.5µA, which scales the trip points of all three OCP comparators (IS12, IS5, IS33). This allows precise, rail-specific current limiting without additional op-amps or DACs - a core design feature of the TPS3514N.
Does the TPS3514N provide under-voltage protection on all three rails (12V, 5V, 3.3V)?
No. The TPS3514N provides under-voltage protection (UVP) only on the 12V rail (via VS12), with thresholds of 8.5V (min) to 9.5V (max). It provides under-voltage *detection* (UVD) on 5V and 3.3V rails - used solely for power-good qualification, not fault latching. Only 12V UVP triggers FPO assertion; 5V/3.3V UV events alone do not cause fault lockout in the TPS3514N.
How does the TPS3514N handle fault reset, and is automatic recovery supported?
TPS3514N does not support automatic fault recovery. When an OV, UV, or OC condition occurs, FPO latches high and PGO goes low. Recovery requires toggling PSON from low to high - a deliberate system-level action. Removing VDD also clears the latch. This behavior ensures faults are acknowledged before resuming operation, a critical safety feature built into the TPS3514N's architecture.
What is the maximum sink current capability of the PGO and FPO outputs on the TPS3514N?
The PGO output of the TPS3514N supports up to 10mA sink current with a low-level output voltage ≤0.4V at VDD = 4.5V. The FPO output supports up to 20mA sink current with VOL ≤0.7V at VDD = 5V. Both are open-drain and require external pull-up resistors; these ratings define the minimum pull-up strength needed to maintain logic-low voltage under full load - essential for driving downstream logic or optocouplers in the TPS3514N application.
Can the TPS3514N be used in new designs given its NRND status?
Yes - the TPS3514N remains available for new designs through Aetrix Electronics with full traceable sourcing and lifecycle coordination. Although marked NRND (Not Recommended for New Designs) by TI due to portfolio rationalization, it is actively produced, RoHS-compliant, and supported with full documentation. Its mature, proven architecture makes it suitable for cost-sensitive, long-lifecycle industrial and legacy-compatible applications where the TPS3514N's specific feature set remains optimal.
TPS3514N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 3.3V, 5V, 12V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 200ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
TPS3514N FAQ
1.How can I place an order for TPS3514N through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3514N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3514N reliable?
The price and inventory of TPS3514N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3514N is usually 5 days.
3.What payment methods are accepted for TPS3514N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3514N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3514N?
TPS3514N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3514N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3514N?
For technical support, including TPS3514N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3514N requirements.
6.How does Aetrix verify that TPS3514N is sourced from the original manufacturer or authorized distributors?
All TPS3514N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3514N meets industry standards.
7.What is the process for return or replacement of TPS3514N?
All TPS3514N units undergo pre-shipment inspection (PSI). If there is an issue with TPS3514N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3514N part is unused and in its original packaging.
Return procedure for TPS3514N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3514N Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

