Texas Instruments TPS3600D20PWR
- Part No.:
- TPS3600D20PWR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS3600D20PWR.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,401
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3600D20PWR from Texas Instruments is a precision 2.0-V supply voltage supervisor IC with integrated watchdog timer, battery switchover control, and chip-enable gating. It monitors VDD/VOUT for brownout (VIT = 1.78 V typ), asserts active-low RESET with 100-ms delay, supports backup-battery operation up to 5.5 V, and delivers ≤40 µA supply current. Used in portable battery-powered equipment requiring reliable power-up sequencing and fail-safe backup switching.
For engineers reviewing the TPS3600D20PWR datasheet, TPS3600D20PWR pinout, TPS3600D20PWR application, or TPS3600D20PWR equivalent, key selection criteria include its 2.0-V threshold accuracy (±2%), 800-ms watchdog timeout, battery-freshness seal capability, CEIN-to-CEOUT propagation delay ≤3 ns at 5 V, and 14-pin TSSOP package compatibility with space-constrained embedded systems.
Technical Context
The TPS3600D20PWR implements dual-supply supervision with independent VDD and VBAT inputs, enabling seamless switchover to backup power when VOUT drops below V(SWN) = VIT + 1%–3.2%. Its internal 40-kΩ oscillator drives an 800-ms watchdog timer resettable via WDI transitions, while the BATTOK output samples battery voltage every 200 ms using a 100-kΩ divider.
Chip-enable gating uses a series transmission gate between CEIN and CEOUT, disabled during RESET assertion to prevent CMOS RAM corruption; CEOUT is actively pulled to VOUT in disable mode. The PFI comparator references 1.15 V (±2 mV) with 12-mV hysteresis, supporting external voltage monitoring via resistor dividers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIT Threshold | 1.78 V typical (±0.04 V), ensures precise 2.0-V supply monitoring with 1%–3.2% hysteresis for stable brownout detection |
| RESET Delay | Fixed 100-ms delay after VOUT exceeds VIT, guarantees full system initialization before release |
| Watchdog Timeout | 800 ms typical (0.48–1.12 s range), provides robust program execution monitoring without external timing components |
| Supply Current | ≤40 µA max at VDD = 5 V, enables multi-year operation in battery-backed real-time clock or memory retention circuits |
| VDD–VOUT rDS(on) | 1–2 Ω, limits voltage drop to ≤150 mV at 75 mA, preserving rail integrity during main supply operation |
| VBAT–VOUT rDS(on) | 1–2 Ω, maintains ≤150 mV drop at 75 mA, ensuring stable backup power delivery to critical peripherals |
| Operating Temp | −40°C to +85°C, qualified for industrial and automotive cabin environments without derating |
Pinout & Package
TPS3600D20PWR is housed in a 14-pin TSSOP (PW) package measuring 5.10 mm × 6.60 mm, optimized for high-density PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT | Power output | Supplies regulated system rail; connected internally to VDD or VBAT based on switchover logic |
| VDD | Main supply input | Primary power source (1.65–5.5 V); triggers RESET if falls below VIT |
| GND | Ground reference | Common return path for all analog and digital circuitry; required for accurate threshold sensing |
| MR | Manual reset input | Active-low asynchronous reset trigger; debounced by internal logic to prevent spurious assertion |
| MSWITCH | Manual switchover control | Forces immediate battery-backup mode when pulled high; must be grounded if unused |
| WDI | Watchdog timer input | Edge-sensitive input (rising/falling) that resets 800-ms timeout; low-impedance drive minimizes current draw |
| PFI | Power-fail comparator input | Monitors external voltage via 1.15-V reference; requires 1-MΩ resistor network for scaling |
| PFO | Power-fail comparator output | Active-low open-drain signal indicating PFI < 1.15 V; used for secondary supply monitoring |
| BATTOK | Battery status output | Open-drain indicator asserting low when VBAT < V(BOK) = VIT + 7.1%, sampled every 200 ms |
| BATTON | Battery switchover driver | Logic-level output driving external PMOS gate; enables high-current backup paths without added FET biasing |
| CEIN | Chip-enable input | Passes through to CEOUT when enabled; high-impedance during RESET to isolate memory bus |
| CEOUT | Chip-enable output | Controls CMOS RAM enable; gated with <3 ns propagation delay to prevent data corruption |
| RESET | Reset output | Active-low open-drain signal with 100-ms delay; compatible with microcontroller reset inputs |
| VBAT | Backup battery input | Accepts 1.5–5.5 V backup source; disconnected from VOUT until switchover conditions are met |
Key Features
| Feature | Design Value |
|---|---|
| Battery freshness seal | Disables VBAT connection until first power-on, preserving shelf life of lithium backup cells for >5 years |
| Integrated switchover switch | 2-Ω internal MOSFET enables automatic VDD-to-VBAT transition without external pass devices or control logic |
| Chip-enable gating | Sub-3-ns CEIN-to-CEOUT delay with automatic disable during RESET prevents write errors in volatile memory during brownout |
| Programmable PFI monitoring | 1.15-V internal reference with 12-mV hysteresis allows supervision of any voltage ≥1.15 V using two 1%-tolerance resistors |
| Low-power watchdog | 800-ms timeout with edge-triggered WDI input reduces average current to <1 µA in sleep-mode microcontrollers |
Applications
| Portable Battery-Powered Equipment | Computer Equipment |
|---|---|
Use Scenario: Handheld medical monitor with non-volatile memory and RTC running continuously on coin-cell backup. IC Role / Device Role / Timing Role: Supervises main Li-ion supply, triggers switchover to backup battery upon discharge, asserts RESET to halt CPU, and gates CE to protect RAM during transition. Use Value: Ensures uninterrupted RTC operation and memory retention for >10 years on CR2032, eliminating data loss during power interruption. | Use Scenario: Desktop motherboard requiring BIOS recovery after AC power loss or brownout. IC Role / Device Role / Timing Role: Monitors +3.3 V standby rail, generates 100-ms RESET pulse on power-up, enables watchdog to detect firmware hang, and controls CE to isolate flash memory during reset. Use Value: Guarantees reliable BIOS boot sequence and prevents corrupted firmware writes during unstable power conditions. |
| Fax Machines | Set-Top Boxes |
Use Scenario: Fax machine retaining phonebook and settings during brief AC outages using supercapacitor backup. IC Role / Device Role / Timing Role: Detects VDD sag below 2.0 V, switches VOUT to capacitor bank, asserts RESET to suspend modem activity, and pulses BATTON to engage external PMOS switch. Use Value: Maintains call log and configuration across 500-ms outages without user intervention or battery replacement. | Use Scenario: Cable STB with conditional access module requiring secure state preservation during power cycling. IC Role / Device Role / Timing Role: Supervises 2.5-V CA module supply, monitors VBAT for tamper detection via BATTOK, asserts RESET on power failure, and disables CEOUT to freeze secure memory access. Use Value: Prevents unauthorized decryption key exposure during power glitch attacks by enforcing atomic reset and memory isolation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3619D20PWR | Higher VIT accuracy (±0.5% vs ±2.2%), no watchdog timer, lower quiescent current (1.5 µA) | Lacks watchdog and battery switchover; suited only for basic reset generation without backup management | Select when system relies on software watchdog and requires ultra-low power in always-on monitoring |
| MAX6361LUR20+T | 2.0-V threshold, 140-ms reset delay, no battery switchover, no CE gating, 1.6-µA supply current | Missing BATTON, MSWITCH, CEIN/CEOUT, and BATTOK; limited to simple reset-only use cases | Choose for cost-sensitive designs where backup power management and memory protection are unnecessary |
Compared with TPS3600D20PWR, TPS3619D20PWR trades watchdog and switchover functionality for tighter threshold tolerance and 25× lower current, while MAX6361LUR20+T offers minimal feature set at lowest cost but cannot support battery-backed systems or memory-safe reset sequences.
Availability
TPS3600D20PWR is available at Aetrix Electronics and suitable for portable battery-powered equipment, computer equipment, fax machines, and set-top boxes requiring stable component supply across extended production lifecycles.
Supply support for TPS3600D20PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The TPS3600 family was designed specifically for systems requiring coordinated power supervision, battery backup switchover, and memory protection-targeting portable, telecom, and computing applications where reliability under brownout and power-fail conditions is critical.
FAQ
What is the exact supply voltage threshold for TPS3600D20PWR?
The TPS3600D20PWR has a nominal negative-going input threshold voltage (VIT) of 1.78 V, with a guaranteed range of 1.74 V to 1.82 V over −40°C to +85°C. This 2.0-V nominal rating is achieved with ±2.2% accuracy, ensuring precise detection of brownout conditions on 2.0-V rails. The threshold is referenced to VOUT and stabilized by an internal bandgap, not subject to VDD variation.
How does the battery freshness seal function in TPS3600D20PWR?
The battery freshness seal in TPS3600D20PWR disconnects VBAT from internal circuitry until first power application. To activate it: connect VBAT > VBAT(min), ground PFO, tie PFI to VDD, apply VDD > VIT, ground MR, then power down VDD. The seal remains engaged until RESET's positive edge on next power-up. This preserves backup battery shelf life by preventing parasitic drain during storage.
Can TPS3600D20PWR supervise voltages other than VDD?
Yes - TPS3600D20PWR includes a dedicated power-fail comparator with PFI input referenced to 1.15 V (±2 mV). By connecting two 1%-tolerance resistors between the target voltage and GND, any voltage ≥1.15 V can be monitored. When PFI falls below 1.15 V, PFO asserts low with 12-mV hysteresis. Unused PFI must be grounded; PFO remains unconnected.
What is the maximum continuous output current supported by TPS3600D20PWR?
TPS3600D20PWR supports up to 300 mA continuous output current at VOUT, with recommended operating limit of 200 mA. At 75 mA load, VOUT droop is ≤150 mV in normal (VDD-powered) or battery-backup (VBAT-powered) modes due to 1–2 Ω internal switch resistance. Exceeding 200 mA risks thermal derating above 70°C ambient and may affect RESET timing accuracy.
How does the chip-enable gating work in TPS3600D20PWR?
In TPS3600D20PWR, CEIN connects to CEOUT via a transmission gate enabled only when RESET is inactive. During RESET assertion, the gate disables and CEIN enters high-impedance state while CEOUT is pulled to VOUT via internal active pullup. Propagation delay is ≤3 ns at VDD = 5 V, and CEOUT impedance matches standard CMOS loads. This prevents erroneous writes to CMOS RAM during under-voltage conditions.
TPS3600D20PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.78V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 60ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
TPS3600D20PWR FAQ
1.How can I place an order for TPS3600D20PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3600D20PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3600D20PWR reliable?
The price and inventory of TPS3600D20PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3600D20PWR is usually 5 days.
3.What payment methods are accepted for TPS3600D20PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3600D20PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3600D20PWR?
TPS3600D20PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3600D20PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3600D20PWR?
For technical support, including TPS3600D20PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3600D20PWR requirements.
6.How does Aetrix verify that TPS3600D20PWR is sourced from the original manufacturer or authorized distributors?
All TPS3600D20PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3600D20PWR meets industry standards.
7.What is the process for return or replacement of TPS3600D20PWR?
All TPS3600D20PWR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3600D20PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3600D20PWR part is unused and in its original packaging.
Return procedure for TPS3600D20PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3600D20PWR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

