Texas Instruments TPS3613-01DGSG4
- Part No.:
- TPS3613-01DGSG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS3613-01DGSG4.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 10VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,226
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3613-01DGSG4 from Texas Instruments is an adjustable supply voltage supervisory circuit with backup-battery switchover, dual reset outputs (active-high and active-low), 100-ms fixed power-on reset delay, and chip-enable gating with ≤3 ns propagation delay at 5 V. It monitors VDD via external feedback on the SENSE pin, supports VBAT > VDD operation, and delivers up to 400 mA from VOUT. It is used in portable battery-powered equipment requiring CMOS RAM data retention during brownout.
For engineers reviewing the TPS3613-01DGSG4 datasheet, TPS3613-01DGSG4 pinout, TPS3613-01DGSG4 application, or TPS3613-01DGSG4 equivalent, key selection criteria include adjustable threshold supervision, dual reset polarity, battery switchover timing behavior, CEIN-to-CEOUT propagation delay, and MSOP-10 thermal/power delivery limits under −40°C to +85°C operation.
Technical Context
The TPS3613-01DGSG4 integrates a precision voltage reference (1.15 V ±2 mV), hysteresis-controlled comparator for SENSE input (12 mV typical hysteresis), and a 100-ms internal timer for reset assertion release. Its switchover logic autonomously routes VOUT between VDD and VBAT based on relative voltage levels and threshold crossing sequence - not just instantaneous magnitude.
Chip-enable gating uses a series transmission gate between CEIN and CEOUT, disabled during reset assertion to isolate memory control lines. CEOUT is actively pulled to VOUT in disable mode, and the gate re-enables only after reset deassertion and CEIN stabilization, with a 15 µs timeout to complete ongoing write cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Current (IDD) | Max 40 µA - enables ultra-low-power system monitoring without burdening main supply. |
| Battery Supply Current (IBAT) | Max 100 nA - preserves backup battery life during long-term storage or standby. |
| Reset Threshold (VIT) | 1.13–1.17 V - precise, temperature-stable trigger point for power-fail detection and RAM protection. |
| Reset Delay Time | Fixed 100 ms - ensures reliable processor initialization before release of RESET/RESET signals. |
| VDD-to-VOUT RDS(on) | Max 1 Ω - low-loss primary supply path enabling ≥300 mA continuous output without significant dropout. |
| VBAT-to-VOUT RDS(on) | 8–15 Ω - optimized for lithium backup cells (e.g., 3.6 V), limiting voltage drop under typical RAM hold current. |
| CE Propagation Delay | ≤3 ns at VDD = 5 V - supports high-speed memory interface timing without CE skew or corruption. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and automotive cabin-ambient applications. |
Pinout & Package
TPS3613-01DGSG4 is housed in a 10-pin VSSOP (DGS) package, 3.0 mm × 3.0 mm × 1.1 mm max height, RoHS-compliant, moisture sensitivity level 1, lead finish NiPdAu.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT | Power output | Switched supply rail routed to CMOS RAM; sourced from VDD (via 1-Ω PMOS) or VBAT (via 15-Ω switch) depending on switchover state. |
| VDD | Main supply input | Primary system supply (1.65–5.5 V); powers internal circuitry and enables VDD-mode operation when above VIT. |
| VBAT | Backup battery input | Accepts 1.5–5.5 V backup source; connects to VOUT only when VDD falls below VIT and VBAT > VDD. |
| SENSE | Adjustable threshold monitor | High-impedance input (±25 nA leakage) for external resistor divider; sets VIT via feedback ratio - not internally fixed. |
| MR | Manual reset input | Active-low asynchronous reset trigger; overrides automatic supervision and forces immediate RESET assertion. |
| CEIN | Chip-enable input | Input to gated CE path; placed in high-impedance during reset to prevent spurious memory access. |
| CEOUT | Chip-enable output | Gated CE signal passed to RAM; pulled to VOUT when disabled, ensuring memory remains deselected during fault. |
| RESET | Active-high reset output | Open-drain output asserted low during reset; requires external pull-up for logic-level compatibility. |
| RESET | Active-low reset output | Push-pull output asserted high during reset; drives microcontroller reset pin directly without pull-up. |
| GND | Ground reference | Common return for all analog and digital functions; must be low-impedance connection to minimize noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable supervision threshold | Set via external resistor divider on SENSE pin - supports custom VDD monitoring across 1.65–5.5 V range without redesign. |
| Dual-polarity reset outputs | Simultaneous active-high (open-drain) and active-low (push-pull) signals - eliminates need for external inverters or level shifters. |
| Backup-battery switchover logic | Automatic VDD/VBAT handoff with hysteresis and sequencing control - prevents glitches and ensures clean RAM power transition. |
| Chip-enable gating with timeout | CEIN-to-CEOUT path disabled during reset, with 15 µs window to complete active write cycle - avoids partial memory writes on power loss. |
| Low-quiescent-current operation | 40 µA max IDD and 100 nA max IBAT - extends battery runtime in always-on monitoring systems and portable devices. |
| Industrial temperature qualification | Specified over −40°C to +85°C with tested VIT drift <0.2% over range - suitable for uncontrolled ambient deployments. |
Applications
| Portable Battery-Powered Equipment | Fax Machines |
|---|---|
Use Scenario: Handheld medical monitors powered by Li-ion batteries that must retain real-time sensor logs during intermittent charging or low-voltage shutdown. IC Role / Device Role / Timing Role: Supervisory controller providing VDD monitoring, battery switchover to preserve SRAM contents, and synchronized reset to MCU upon power recovery. Use Value: Enables >10-year data retention capability using standard 3.6 V lithium coin cell, with no software intervention required during brownout events. |
Use Scenario: Standalone fax machines operating from AC adapter or internal rechargeable pack, requiring nonvolatile memory for speed-dial lists and error logs. IC Role / Device Role / Timing Role: Dual-reset supervisor managing power sequencing for DSP, memory, and modem ICs while gating CE lines to prevent corrupted page buffer writes. Use Value: Eliminates firmware-based reset coordination; hardware-enforced 100-ms delay guarantees stable clock and supply settling before boot. |
| Set-Top Boxes | Automotive Systems |
Use Scenario: Cable/satellite STBs with embedded flash and DRAM that lose power unexpectedly during firmware updates or channel changes. IC Role / Device Role / Timing Role: Voltage supervisor asserting RESET/RESET and disabling CEOUT to freeze memory bus during VDD collapse, then restoring controlled restart. Use Value: Prevents file system corruption and bootloader failure by halting memory access within 1 µs of MR or SENSE threshold violation. |
Use Scenario: In-vehicle infotainment head units exposed to cold-cranking (4.5 V dips) and load-dump transients, needing persistent configuration storage. IC Role / Device Role / Timing Role: Adjustable-threshold supervisor detecting undervoltage on 5 V rail, triggering backup to supercapacitor-backed VBAT to sustain RTC and EEPROM. Use Value: Supports ASIL-B–aligned power fail response with guaranteed 100-ms reset hold time even at −40°C ambient. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3619-01DGSR | Fixed 3.08 V reset threshold; lacks adjustable SENSE input and VBAT switchover capability. | Suitable only for fixed-supply systems without backup battery; no RAM retention function. | Select when cost-sensitive designs require basic reset generation without switchover complexity. |
| MAX6361KA29+T | 2.93 V fixed threshold; includes watchdog timer and manual reset debouncing; no CE gating or VBAT support. | Targets microcontroller reset only - no memory interface control or battery backup path. | Choose for simple MCU reset supervision where watchdog functionality is needed and battery backup is unnecessary. |
Compared with TPS3613-01DGSG4, both alternatives omit adjustable threshold supervision and battery switchover - critical for RAM-retention applications - making them unsuitable replacements unless design constraints eliminate those requirements entirely.
Availability
TPS3613-01DGSG4 is available at Aetrix Electronics and suitable for portable battery-powered equipment, set-top boxes, fax machines, and automotive infotainment systems requiring stable component supply with long-lifecycle assurance.
Supply support for TPS3613-01DGSG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in high-reliability supervisory and power-integrity solutions.
The TPS3613 family was designed specifically for systems requiring seamless backup-battery switchover and chip-enable gating to protect volatile memory during power transitions - targeting portable, industrial, and automotive applications demanding zero-data-loss reliability.
FAQ
What is the exact reset threshold voltage of the TPS3613-01DGSG4?
The TPS3613-01DGSG4 does not have a fixed internal reset threshold. Its VIT is set externally via resistor divider on the SENSE pin, with nominal trip point at 1.15 V (range 1.13–1.17 V). This allows full adjustability across the 1.65–5.5 V VDD range - unlike fixed-threshold supervisors. The 1.15 V reference is internally trimmed and stable over temperature.
Does the TPS3613-01DGSG4 support VBAT higher than VDD?
Yes, the TPS3613-01DGSG4 explicitly supports VBAT > VDD operation. Its switchover logic disconnects VBAT from VOUT until VDD falls below VIT and VBAT exceeds VDD - enabling use of standard 3.6 V lithium cells with 3.3 V or lower main supplies. No external diode or OR-ing controller is required.
How does the chip-enable gating function during power-down?
During power-down, when VDD crosses VIT, the TPS3613-01DGSG4 disables the CEIN-to-CEOUT path. If CEIN is high, CEIN goes immediately to high-impedance; if CEIN is low, the gate stays enabled for up to 15 µs to complete the current write cycle before disabling - preventing partial memory writes and data corruption.
What is the maximum continuous output current from the VOUT pin of the TPS3613-01DGSG4?
The TPS3613-01DGSG4 supports up to 400 mA continuous output current at VOUT in VDD mode (RDS(on) ≤1 Ω), and up to 7.5 mA in VBAT mode (RDS(on) ≤15 Ω at 3.3 V). Derating applies above +25°C per the dissipation rating table - 220 mW max at +85°C ambient.
Is the TPS3613-01DGSG4 pin-compatible with other members of the TPS3613 family?
Yes, all TPS3613-x variants (e.g., TPS3613-01, TPS3613-02, TPS3613-03) share identical 10-pin VSSOP (DGS) packaging and pinout. Differences lie solely in functional configuration (e.g., reset polarity, threshold version), not physical layout - enabling drop-in replacement where electrical behavior matches system requirements.
TPS3613-01DGSG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 60ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
TPS3613-01DGSG4 FAQ
1.How can I place an order for TPS3613-01DGSG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3613-01DGSG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3613-01DGSG4 reliable?
The price and inventory of TPS3613-01DGSG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3613-01DGSG4 is usually 5 days.
3.What payment methods are accepted for TPS3613-01DGSG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3613-01DGSG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3613-01DGSG4?
TPS3613-01DGSG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3613-01DGSG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3613-01DGSG4?
For technical support, including TPS3613-01DGSG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3613-01DGSG4 requirements.
6.How does Aetrix verify that TPS3613-01DGSG4 is sourced from the original manufacturer or authorized distributors?
All TPS3613-01DGSG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3613-01DGSG4 meets industry standards.
7.What is the process for return or replacement of TPS3613-01DGSG4?
All TPS3613-01DGSG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3613-01DGSG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3613-01DGSG4 part is unused and in its original packaging.
Return procedure for TPS3613-01DGSG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3613-01DGSG4 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
