Texas Instruments TPS3617-50DGK
- Part No.:
- TPS3617-50DGK
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS3617-50DGK.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,390
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3617-50DGK from Texas Instruments is a battery-backup supervisor IC designed for RAM retention in 5-V systems. It provides precision 4.55-V supply monitoring, active-low push-pull RESET with 100-ms power-on delay, watchdog timer with 800-ms timeout, and automatic VDD-to-VBAT switchover at VOUT. Used in set-top boxes and portable battery-powered equipment requiring nonvolatile data preservation during brownouts.
For engineers reviewing the TPS3617-50DGK datasheet, TPS3617-50DGK pinout, TPS3617-50DGK application, or TPS3617-50DGK equivalent, key selection considerations include its 40 µA max VDD supply current, 100 nA max battery supply current, 8-pin MSOP (DGK) package, battery freshness seal feature (TPS3617 only), and dual-voltage supervision capability (VDD and PFI).
Technical Context
The TPS3617-50DGK integrates a precision voltage monitor with 4.55-V threshold (±1.5% over temperature), a dedicated power-fail comparator (PFI/PFO) referenced to 1.15 V, and a watchdog timer that resets on any WDI transition within 0.8 s. Its internal switchover logic ensures VOUT connects to VBAT only when VDD falls below VIT and VBAT > VDD, with hysteresis of 60 mV on VIT and 12 mV on PFI.
It operates across –40°C to +85°C, supports VDD from 1.65 V to 5.5 V and VBAT from 1.5 V to 5.5 V, and delivers up to 300 mA continuous output current at VOUT with RDS(on) ≤1 Ω (VDD→VOUT) and ≤15 Ω (VBAT→VOUT). The device features a battery freshness seal-enabled via specific PFO/PFI/VDD sequencing-that isolates VBAT until first power-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Threshold (VIT) | 4.55 V ±1.5% - triggers RESET assertion and VOUT switchover to VBAT upon undervoltage |
| Supply Current (IDD) | 40 µA max - enables ultra-low-power operation in always-on backup systems |
| Battery Supply Current (IBAT) | 100 nA max - preserves backup battery life for multi-year RAM retention |
| Watchdog Timeout | 0.8 s typical - detects processor lockup in embedded microcontroller applications |
| Power-On Reset Delay | 100 ms fixed - ensures stable initialization before system release from reset |
| VOUT Continuous Current | 300 mA - sustains CMOS RAM and small peripheral loads during main supply failure |
| PFI Threshold | 1.15 V ±20 mV - enables independent low-battery or auxiliary rail monitoring |
Pinout & Package
TPS3617-50DGK is housed in an 8-pin VSSOP (DGK) package, 3.05 mm × 4.98 mm footprint, 1.1 mm max height, with exposed thermal pad. Pin 1 index located at top-left corner per JEDEC MO-187.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT (Pin 1) | Output supply rail | Switches between VDD and VBAT to maintain uninterrupted power to RAM |
| VDD (Pin 2) | Main supply input | Monitored 5-V primary supply; powers internal circuitry and drives VOUT when valid |
| GND (Pin 3) | Ground reference | Common return path for all analog and digital functions; ties to PCB ground plane |
| PFI (Pin 4) | Power-fail input | External voltage sensing node; asserts PFO low if input drops below 1.15 V |
| PFO (Pin 5) | Power-fail output | Active-low push-pull signal indicating PFI undervoltage condition |
| WDI (Pin 6) | Watchdog input | Edge-sensitive trigger; resets internal timer on rising or falling edge; floats if unused |
| RESET (Pin 7) | Reset output | Active-low push-pull signal asserting during VDD undervoltage or watchdog timeout |
| VBAT (Pin 8) | Backup battery input | Connects to lithium or coin-cell battery; isolated by freshness seal until first power-up |
Key Features
| Feature | Design Value |
|---|---|
| Battery Freshness Seal | Physically disconnects VBAT from internal circuitry until first VDD application, ensuring full battery capacity at product deployment |
| VDD-to-VBAT Switchover Logic | Automatically routes VOUT to VBAT when VDD < 4.55 V and VBAT > VDD, with no external components required |
| Low-Power Supervision | 40 µA max IDD and 100 nA max IBAT enable decade-scale battery-backed memory retention |
| Dual Independent Monitoring | Simultaneous 4.55-V VDD supervision and 1.15-V PFI monitoring support multi-rail fault detection |
| Robust Output Drive | VOUT delivers 300 mA with ≤1 Ω on-resistance from VDD, minimizing voltage drop under load |
Applications
| Set-Top Box Memory Retention | Portable Medical Monitor Data Logging |
|---|---|
Use Scenario: Maintaining SRAM contents during AC power interruption or battery swap in cable/satellite set-top boxes. IC Role / Device Role / Timing Role: TPS3617-50DGK acts as the primary switchover supervisor, asserting RESET and rerouting VOUT to VBAT within 3 µs of VDD collapse. Use Value: Prevents loss of channel lineup, parental controls, and EPG data without requiring supercapacitors or complex PMIC sequencing. | Use Scenario: Preserving real-time patient vitals in battery-powered portable ECG monitors during brief power gaps. IC Role / Device Role / Timing Role: TPS3617-50DGK monitors main Li-ion supply and triggers immediate VBAT takeover while holding MCU in reset until stable backup power is confirmed. Use Value: Guarantees zero-data-loss logging with <100 ns switchover latency and <100 nA quiescent drain on the backup cell. |
| Industrial PLC Configuration Storage | Point-of-Sale Terminal Firmware Backup |
Use Scenario: Securing programmable logic controller configuration EEPROM during factory floor power fluctuations. IC Role / Device Role / Timing Role: TPS3617-50DGK supervises 5-V system rail and feeds watchdog signal from PLC CPU to detect firmware hangs. Use Value: Enables fail-safe reinitialization and prevents corrupted configuration writes during brownout recovery. | Use Scenario: Protecting transaction logs and tax tables in retail POS terminals during battery replacement or grid instability. IC Role / Device Role / Timing Role: TPS3617-50DGK supplies clean VOUT to NVSRAM and asserts RESET to halt processor writes until power stabilizes. Use Value: Eliminates need for battery-backed RTC modules by integrating switchover, reset, and watchdog in one 8-pin IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar battery-backup supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3618-50DGKR | No battery freshness seal; identical VIT, timing, and package; rated for –40°C to +125°C junction | Suitable for automotive under-hood or industrial high-temp environments where seal not required | Select when extended temperature range is critical and battery pre-discharge risk is mitigated externally |
| MAX6361LKA29+T | 2.93-V fixed reset threshold; no PFI/PFO; no watchdog; 5-µA quiescent current; SOT23-6 package | Lower-cost single-supply reset only; lacks switchover, backup monitoring, and watchdog functionality | Choose only for basic reset-only use cases where VBAT switchover and PFI monitoring are unnecessary |
Compared with TPS3617-50DGKR and MAX6361LKA29+T, the TPS3617-50DGK uniquely combines battery freshness sealing, dual-rail supervision, and integrated watchdog in an industry-standard 8-pin MSOP-enabling compact, reliable RAM retention without design compromises.
Availability
TPS3617-50DGK is available at Aetrix Electronics and suitable for set-top boxes, portable medical monitors, industrial PLCs, point-of-sale terminals, and advanced voice mail systems requiring stable component supply across long production lifecycles.
Supply support for TPS3617-50DGK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, longevity, and industrial-grade performance.
The TPS3617 family was engineered specifically for battery-backed memory systems in consumer and industrial electronics, prioritizing ultra-low IBAT, precise VIT stability over temperature, and seamless VDD/VBAT switchover without external FETs or controllers.
FAQ
What is the function of the battery freshness seal in the TPS3617-50DGK?
The battery freshness seal in the TPS3617-50DGK physically isolates the VBAT pin from internal circuitry until first application of VDD, preventing premature discharge of the backup battery during storage or assembly. This ensures full capacity remains available at end-product deployment. The seal is disabled automatically by the rising edge of RESET during initial power-up, and is exclusive to the TPS3617 variant-not present in TPS3618-50DGK. The TPS3617-50DGK implements this via internal fuse-like control activated by a specific PFO grounding and PFI–VDD sequence.
How does the TPS3617-50DGK handle switchover between VDD and VBAT?
The TPS3617-50DGK switches VOUT from VDD to VBAT when VDD falls below 4.55 V and VBAT exceeds VDD, using internal PMOS switches with RDS(on) ≤1 Ω (VDD→VOUT) and ≤15 Ω (VBAT→VOUT). Recovery occurs immediately when VDD rises above VIT, with no hysteresis delay on reconnection. The switchover latency is 3 µs, and the device supports VBAT voltages exceeding VDD-critical for lithium backup cells. This behavior is confirmed in the functional block diagram and timing diagrams of the TPS3617-50DGK datasheet.
Can the TPS3617-50DGK monitor voltages other than VDD?
Yes-the TPS3617-50DGK includes a dedicated power-fail comparator with PFI and PFO pins. PFI accepts external voltages and compares them to an internal 1.15-V reference; if PFI drops below 1.15 V, PFO asserts low. By adding a resistor divider, users can supervise any voltage ≥1.15 V (e.g., 3.3-V or 2.5-V rails). The PFI input draws only ±25 nA, enabling high-impedance sensing. This dual-monitoring capability is explicitly documented in the TPS3617-50DGK electrical characteristics table and functional description.
What is the watchdog timeout period for the TPS3617-50DGK, and how is it reset?
The TPS3617-50DGK watchdog timer has a nominal timeout of 0.8 s, with a guaranteed range of 0.48 s to 1.12 s over temperature. It resets on any edge-rising or falling-at the WDI pin. If unused, WDI must be left floating (not tied high/low), as external biasing increases current draw. The internal oscillator drives the timeout, and the WDI pin's transition rate must exceed 100 ns/V to ensure reliable detection. These parameters are specified in the TPS3617-50DGK timing characteristics table and watchdog section.
What package type and dimensions does the TPS3617-50DGK use?
The TPS3617-50DGK uses an 8-pin VSSOP (DGK) package per JEDEC MO-187, measuring 3.05 mm × 4.98 mm with 0.65-mm lead pitch and 1.1-mm maximum height. It features a thermally enhanced exposed pad for improved heat dissipation. The pin 1 index is located at the top-left corner, and the package marking "ASD" appears on the top surface. This mechanical data is verified in the TI Package Outline DGK0008A and Package Option Addendum for TPS3617-50DGK.
TPS3617-50DGK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.55V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 60ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
TPS3617-50DGK FAQ
1.How can I place an order for TPS3617-50DGK through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3617-50DGK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3617-50DGK reliable?
The price and inventory of TPS3617-50DGK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3617-50DGK is usually 5 days.
3.What payment methods are accepted for TPS3617-50DGK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3617-50DGK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3617-50DGK?
TPS3617-50DGK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3617-50DGK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3617-50DGK?
For technical support, including TPS3617-50DGK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3617-50DGK requirements.
6.How does Aetrix verify that TPS3617-50DGK is sourced from the original manufacturer or authorized distributors?
All TPS3617-50DGK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3617-50DGK meets industry standards.
7.What is the process for return or replacement of TPS3617-50DGK?
All TPS3617-50DGK units undergo pre-shipment inspection (PSI). If there is an issue with TPS3617-50DGK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3617-50DGK part is unused and in its original packaging.
Return procedure for TPS3617-50DGK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3617-50DGK Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
