Texas Instruments TPS3617-50DGKR
- Part No.:
- TPS3617-50DGKR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS3617-50DGKR.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,820
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3617-50DGKR from Texas Instruments is a battery-backup supervisor IC for RAM retention in 5-V systems, featuring precision 4.55-V supply monitoring, 800-ms watchdog timeout, 100-nA battery supply current, active-low push-pull RESET, and VDD-to-VBAT switchover with <1-Ω on-resistance. It enables data integrity during power loss in portable battery-powered equipment.
For engineers reviewing the TPS3617-50DGKR datasheet, TPS3617-50DGKR pinout, TPS3617-50DGKR application, or TPS3617-50DGKR equivalent, key selection criteria include reset threshold accuracy (±1.5% over temperature), ultra-low battery leakage, integrated watchdog timer timing tolerance (±40%), and MSOP-8 package compatibility with space-constrained embedded designs.
Technical Context
This device implements dual-path power management: a precision bandgap-based voltage monitor triggers RESET when VDD falls below 4.55 V (typ), while an independent comparator monitors PFI against a 1.15-V internal reference to assert PFO. The switchover logic uses PMOS and NMOS switches to route VOUT between VDD and VBAT based on real-time voltage comparison and hysteresis (VBSW = 55 mV at VDD = 1.8 V).
The watchdog circuit employs an internal oscillator with 0.8-s nominal timeout; WDI accepts either edge-triggered transitions and includes internal pull-down biasing. Battery freshness seal functionality-exclusive to TPS3617 variants-is activated via specific PFI/PFO/VDD sequencing and disables internal battery loading until first power-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - supports operation across 1.8-V, 3.3-V, and 5-V logic domains without external regulation |
| Reset Threshold (VIT) | 4.55 V (typ), ±1.5% over –40°C to +85°C - ensures reliable brownout detection before system instability |
| VDD Supply Current | 40 µA (max) - minimizes primary supply loading during normal operation |
| VBAT Supply Current | 100 nA (max) - preserves backup battery life for multi-year RAM retention |
| Watchdog Timeout | 0.8 s (typ), ±40% - balances fault detection responsiveness with software execution margin |
| VDD-to-VOUT RDS(on) | 0.6 Ω (max) - limits voltage drop under 300-mA load, maintaining stable VOUT during main supply operation |
| VBAT-to-VOUT RDS(on) | 15 Ω (max) - enables low-leakage switchover while supporting typical CMOS RAM standby currents |
Pinout & Package
TPS3617-50DGKR is housed in an 8-pin VSSOP (DGK) package measuring 3.05 mm × 4.98 mm with 0.65-mm lead pitch and maximum height of 1.1 mm. The exposed pad is not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT (Pin 1) | Power output | Switched supply rail routed to RAM or critical circuitry; connects to VDD or VBAT depending on switchover state |
| VDD (Pin 2) | Main supply input | Primary 5-V system supply; monitored for reset assertion and used as VOUT source during normal operation |
| GND (Pin 3) | Ground reference | Common return path for all internal comparators, logic, and output drivers; must be low-impedance |
| PFI (Pin 4) | Power-fail input | External voltage sensing node; compared to 1.15-V internal reference to generate PFO signal |
| PFO (Pin 5) | Power-fail output | Active-low push-pull output asserting when PFI < 1.15 V; used for secondary supply monitoring or system alert |
| WDI (Pin 6) | Watchdog input | Edge-triggered reset input for processor activity monitoring; floating disables watchdog function |
| RESET (Pin 7) | Reset output | Active-low push-pull reset signal with 100-ms fixed delay; drives microcontroller /MPU reset input directly |
| VBAT (Pin 8) | Battery input | Backup lithium cell or capacitor input; isolated from VOUT until VDD drops below VIT and VBAT > VDD |
Key Features
| Feature | Design Value |
|---|---|
| Battery freshness seal | Disables VBAT connection until first power-up sequence, ensuring full battery capacity remains available at product deployment |
| VDD/VBAT switchover hysteresis | 55 mV at VDD = 1.8 V - prevents oscillation during marginal supply recovery and reduces switching noise coupling |
| Low-power watchdog biasing | Internal WDI pull-down eliminates need for external resistor, reducing BOM count and PCB area in battery-critical designs |
| Reset assertion voltage threshold | 1.1 V minimum - guarantees RESET activation even during deep brownout conditions where VDD falls below logic thresholds |
| Power-fail comparator hysteresis | 12 mV - stabilizes PFO output against noise on PFI trace without requiring external RC filtering |
Applications
| Portable Data Loggers | Fax Machines |
|---|---|
Use Scenario: Long-term environmental sensor data storage in field-deployed units powered by primary battery with backup coin cell. IC Role / Device Role / Timing Role: Supervisor ensures RAM retains timestamped readings during main battery depletion or accidental disconnect. Use Value: 100-nA VBAT current extends 3.6-V lithium backup life beyond 10 years, enabling unattended operation. |
Use Scenario: Fax machine memory preserving dialing history, speed-dial entries, and received document buffers during AC power interruption. IC Role / Device Role / Timing Role: Switchover from 5-V wall adapter to backup battery within 3 µs, preventing buffer corruption. Use Value: 0.6-Ω VDD-to-VOUT RDS(on) maintains >4.8 V at RAM during switchover, meeting CMOS SRAM VIH requirements. |
| Point-of-Sale Terminals | Advanced Modems |
Use Scenario: Retail terminal storing transaction logs and encryption keys during brief utility outages or battery swaps. IC Role / Device Role / Timing Role: Watchdog monitors host processor firmware execution; asserts RESET if communication stack hangs. Use Value: 0.8-s watchdog timeout aligns with typical modem command-response latency, avoiding false resets. |
Use Scenario: Cable or DSL modem retaining configuration, MAC address, and session state during upstream power failure. IC Role / Device Role / Timing Role: PFI monitors 3.3-V auxiliary rail; PFO triggers graceful shutdown sequence before VDD collapse. Use Value: 1.15-V PFI threshold allows precise supervision of 3.3-V LDO outputs without external divider network. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar battery-backup supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3618-50DGKR | Same pinout and core functionality, but lacks battery freshness seal and rated for –40°C to +125°C junction temperature | Preferred for automotive under-hood or industrial high-temp environments where seal function is unnecessary | Select TPS3618-50DGKR when extended temperature range is required and battery pre-discharge is managed externally |
| MAX6361LUT+T | 3.0-V fixed reset threshold, no PFI/PFO pins, 200-nA VBAT current, 1.6-mm × 1.6-mm WLP package | Suitable for lower-voltage systems (e.g., 3.3-V microcontrollers) where secondary voltage monitoring is omitted | Choose MAX6361LUT+T for compact, cost-sensitive 3.3-V designs without watchdog or dual-supply switchover needs |
Compared with TPS3617-50DGKR, TPS3618-50DGKR offers higher temperature capability but forfeits battery preservation; MAX6361LUT+T reduces footprint and cost but sacrifices programmability, PFI monitoring, and ultra-low 100-nA battery drain essential for decade-long backup.
Availability
TPS3617-50DGKR is available at Aetrix Electronics and suitable for portable battery-powered equipment, point-of-sale terminals, and advanced modems requiring stable component supply with long-lifecycle support and guaranteed traceability.
Supply support for TPS3617-50DGKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and digital signal processing technologies with over 50 years of innovation in power management and interface solutions.
The TPS3617 product line was designed specifically for battery-backed RAM retention in space-constrained, low-power embedded systems where data integrity during power interruption is mission-critical.
FAQ
What is the reset threshold voltage of the TPS3617-50DGKR and how stable is it over temperature?
The TPS3617-50DGKR has a nominal reset threshold (VIT) of 4.55 V with ±1.5% variation across the full operating temperature range of –40°C to +85°C. This stability is achieved through precision bandgap referencing and on-die trimming, ensuring consistent brownout detection without external calibration. The TPS3617-50DGKR datasheet specifies VIT hysteresis of 60 mV at 5-V operation, further enhancing noise immunity during supply recovery.
How does the battery freshness seal function in the TPS3617-50DGKR?
The battery freshness seal in the TPS3617-50DGKR isolates the VBAT pin from internal circuitry until the first power-up sequence. Activation requires grounding PFO, connecting PFI to VDD, then applying VDD > VIT for 5–35 ms. Once enabled, the seal disables permanently upon the rising edge of RESET. This ensures the backup battery remains fully charged until final product deployment. The TPS3617-50DGKR is the only variant in the family with this feature.
Can the TPS3617-50DGKR monitor voltages other than the main 5-V supply?
Yes, the TPS3617-50DGKR includes a dedicated power-fail comparator with PFI and PFO pins. PFI compares an external voltage against a 1.15-V internal reference; if the input falls below this threshold, PFO asserts low. By adding two 1-MΩ resistors in a voltage divider, users can supervise any supply above 1.15 V. The TPS3617-50DGKR datasheet specifies 12-mV hysteresis on PFI to prevent chatter near the trip point.
What is the maximum continuous output current supported by the TPS3617-50DGKR's VOUT pin?
The TPS3617-50DGKR supports up to 300 mA continuous output current at VOUT in both VDD and VBAT modes. In VDD mode, RDS(on) is 0.6 Ω (max), limiting voltage drop to 180 mV at 300 mA; in VBAT mode, RDS(on) is 15 Ω (max), suitable for typical CMOS RAM standby loads (<100 µA). Exceeding 300 mA risks thermal shutdown or parametric shift. The TPS3617-50DGKR absolute maximum rating for VOUT current is 400 mA, but sustained operation above 300 mA is not recommended per datasheet derating guidelines.
Is the watchdog timer in the TPS3617-50DGKR configurable, and what happens if WDI is left unconnected?
The watchdog timer in the TPS3617-50DGKR has a fixed 0.8-s nominal timeout and is not user-configurable. If WDI is left floating, the internal 40-kΩ pull-down activates, holding WDI low and disabling the watchdog function - no RESET assertion occurs due to timeout. To enable watchdog monitoring, the host processor must toggle WDI (either edge) at least once every 0.8 s. The TPS3617-50DGKR watchdog section recommends pulsing WDI low-high-low within 7/8 of the timeout period to minimize current draw.
TPS3617-50DGKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.55V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 60ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
TPS3617-50DGKR FAQ
1.How can I place an order for TPS3617-50DGKR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3617-50DGKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3617-50DGKR reliable?
The price and inventory of TPS3617-50DGKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3617-50DGKR is usually 5 days.
3.What payment methods are accepted for TPS3617-50DGKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3617-50DGKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3617-50DGKR?
TPS3617-50DGKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3617-50DGKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3617-50DGKR?
For technical support, including TPS3617-50DGKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3617-50DGKR requirements.
6.How does Aetrix verify that TPS3617-50DGKR is sourced from the original manufacturer or authorized distributors?
All TPS3617-50DGKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3617-50DGKR meets industry standards.
7.What is the process for return or replacement of TPS3617-50DGKR?
All TPS3617-50DGKR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3617-50DGKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3617-50DGKR part is unused and in its original packaging.
Return procedure for TPS3617-50DGKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3617-50DGKR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
