Texas Instruments TPS36BA38ACADDFRQ1
- Part No.:
- TPS36BA38ACADDFRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-8 Thin, TSOT-23-8
- Datasheet:
-
TPS36BA38ACADDFRQ1.pdf
- Description:
- AUTOMOTIVE, NANO-QUIESCENT-CURRE
- Quantity:
- Payment:

- Shipping:

Inventory:1,934
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS36BA38ACADDFRQ1 from Texas Instruments is an AEC-Q100 Grade 1 (–40°C to 125°C) automotive precision voltage supervisor with integrated window watchdog timer, featuring ±10% watchdog timing accuracy, 1.2% VIT− threshold accuracy across temperature, and ultra-low 250 nA typical supply current. It supports fixed undervoltage thresholds from 1.05 V to 5.4 V in 50 mV steps and operates over VDD = 1.04 V to 6.0 V, enabling use in battery management and ADAS domain controllers.
For engineers reviewing the TPS36BA38ACADDFRQ1 datasheet, TPS36BA38ACADDFRQ1 pinout, TPS36BA38ACADDFRQ1 application, or TPS36BA38ACADDFRQ1 equivalent, this device delivers programmable reset delay (2 ms to 10 s), factory-configurable close-window timeout (1 ms to 100 s), open-to-close window ratio selection (1× to 511×), latched output mode, and MR input support - all in an 8-pin SOT-23 (DDF) package.
Technical Context
The TPS36BA38ACADDFRQ1 implements a dual-stage window watchdog architecture: a close window (tWC) followed by an open window (tWO), where valid WDI falling edges must occur only during tWO to avoid early or late faults. Its voltage supervision uses a precision bandgap reference with 5% typical hysteresis and glitch immunity of 15 µs at 5% VIT− overdrive.
Reset assertion timing combines startup delay (500 µs) and configurable delay (tD), with tD set either by external capacitor on CRST (1.5–1800 nF) or factory-programmed values (2 ms to 10 s). The device supports four pinout variants; TPS36BA38ACADDFRQ1 corresponds to Pinout Option A (CWD, CRST, MR, SET0, RESET, WDI, GND, VDD), delivering open-drain/push-pull active-low RESET with ANDed watchdog fault behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.04 V to 6.0 V - enables direct monitoring of Li-ion battery rails, 3.3 V/5 V logic supplies, and low-voltage microcontroller cores. |
| VIT− Threshold Accuracy | ±1.2% max (–40°C to 125°C) - ensures reliable undervoltage detection without calibration across automotive thermal extremes. |
| Watchdog Timing Accuracy | ±10% max - guarantees deterministic window timing for safety-critical boot and runtime supervision in ASIL-B systems. |
| Supply Current (IDD) | 250 nA typical - minimizes quiescent drain in always-on vehicle modules such as telematics and body control units. |
| Reset Delay (tD) | Factory-programmed 2 ms to 10 s - allows precise alignment with MCU boot sequences or power-rail stabilization times. |
| Close Window (tWC) | Factory-programmed 1 ms to 100 s - defines non-responsive interval before open window begins, preventing false watchdog timeouts. |
| Hysteresis (VHYS) | 5% typical - prevents oscillatory reset assertion near threshold due to supply noise or slow ramping. |
Pinout & Package
TPS36BA38ACADDFRQ1 is packaged in an 8-pin SOT-23 (DDF) with nominal body size 2.90 mm × 1.60 mm, optimized for space-constrained automotive PCBs and compatible with standard pick-and-place assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Accepts 1.04–6.0 V; requires 0.1-µF bypass capacitor for noise immunity in noisy automotive environments. |
| WDI | Watchdog input | Falling-edge-triggered; must be toggled within open window (tWO) to prevent watchdog fault assertion. |
| SET0 | Watchdog configuration input | Logic input used with SET1 and WD-EN (not present in Option A) to select open/close window ratio; tied high/low per design. |
| CWD | Watchdog close window timing | Capacitor-programmable input (1.5–1000 nF); sets tWC duration for Option A pinout. |
| GND | Ground reference | Common return path for VDD, CWD, CRST, and digital inputs; must be low-impedance for stable supervision. |
| CRST | Reset delay timing | Capacitor-programmable input (1.5–1800 nF); sets tD duration when not factory-programmed. |
| MR | Manual reset input | Active-low asynchronous reset; asserts RESET independently of VDD level or watchdog state. |
| RESET | Supervisor + watchdog fault output | Open-drain/push-pull active-low output; asserts on VDD < VIT−, MR low, or watchdog error (AND logic in Option A). |
Key Features
| Feature | Design Value |
|---|---|
| Window watchdog timer | Enables robust runtime supervision by requiring WDI transitions only in the open window - eliminates false timeouts from transient noise or jitter. |
| Programmable reset delay (tD) | Allows precise coordination between power-rail stabilization and MCU release-from-reset, avoiding premature firmware execution. |
| Latched output mode | Maintains fault state until explicitly cleared, supporting diagnostic logging and fail-safe system recovery without continuous polling. |
| AEC-Q100 Grade 1 qualification | Validated for –40°C to 125°C ambient operation, meeting reliability and stress-test requirements for under-hood and ADAS applications. |
| 50-mV-step VIT− selection | Supports exact matching to diverse rail voltages (e.g., 1.8 V, 2.5 V, 3.3 V, 5.0 V) without external resistor dividers or trimming. |
Applications
| On-board Charger (OBC) | Driver Monitoring System |
|---|---|
Use Scenario: Monitors 12 V auxiliary supply and isolated 3.3 V MCU rail during OBC startup and charging cycles. IC Role / Device Role / Timing Role: Voltage supervisor asserts RESET if input drops below 1.05 V or 3.3 V threshold; window watchdog validates MCU firmware execution every 100 ms. Use Value: Prevents OBC from operating with unstable power or hung firmware, ensuring compliance with ISO 15118 handshake integrity. |
Use Scenario: Supervises vision processor core voltage and watchdogs real-time eye-tracking algorithm execution. IC Role / Device Role / Timing Role: Detects undervoltage on 1.8 V core rail; enforces 500 ms open window with 100 ms close window to tolerate brief processing stalls. Use Value: Guarantees driver attention monitoring remains active and fails safely upon MCU hang or supply sag - critical for NCAP compliance. |
| Battery Management System (BMS) | Front Camera ECU |
Use Scenario: Validates main 5 V sensor bus and 2.5 V ADC reference during BMS cell balancing and communication phases. IC Role / Device Role / Timing Role: Uses 5.0 V VIT− threshold with 5% hysteresis; watchdog monitors CAN controller heartbeat with 2 s open window. Use Value: Ensures accurate cell voltage sampling and fault reporting even during high-current balancing transients that induce rail droop. |
Use Scenario: Supervises 3.3 V image sensor interface and 1.2 V ISP core in ADAS front camera module. IC Role / Device Role / Timing Role: Applies 3.3 V VIT− with ±1.2% accuracy; resets camera stack if ISP fails to toggle WDI within 150 ms open window. Use Value: Eliminates frozen video output or corrupted frames caused by ISP lockup - directly supporting ISO 26262 ASIL-B requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision and window watchdog applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS36BA37ACADDFRQ1 | Identical pinout and package; differs only in factory-programmed VIT− = 3.3 V (vs. 3.8 V for TPS36BA38ACADDFRQ1) and tD = 100 ms (vs. 25 ms). | Targeted at 3.3 V rail supervision instead of 3.8 V; shorter reset delay suits faster-boot MCUs. | Select when matching 3.3 V supply threshold and tighter reset timing are required; no PCB change needed. |
| TPS36BA42ACADDFRQ1 | Same DDF package and Option A pinout; factory-set VIT− = 4.2 V and tWC = 100 ms (vs. 38 ms for TPS36BA38ACADDFRQ1). | Optimized for 4.2 V Li-ion battery monitoring and longer watchdog windows in infotainment subsystems. | Choose for battery voltage supervision above 3.8 V; retains identical layout and firmware interface. |
Compared with TPS36BA37ACADDFRQ1 and TPS36BA42ACADDFRQ1, the TPS36BA38ACADDFRQ1 provides a unique combination of 3.8 V undervoltage threshold, 38 ms close window, and 25 ms reset delay - making it optimal for 3.8 V–4.0 V intermediate rails in domain controllers where fast fault response and precise voltage margining are essential.
Availability
TPS36BA38ACADDFRQ1 is available at Aetrix Electronics and suitable for automotive battery management, ADAS camera ECUs, on-board chargers, and driver monitoring systems requiring stable component supply with full AEC-Q100 traceability and long-term lifecycle support.
Supply support for TPS36BA38ACADDFRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive-grade ICs, with decades of experience in functional-safety-certified power and signal-chain solutions.
The TPS36-Q1 product line is designed specifically for ASIL-B automotive systems requiring high-accuracy voltage supervision and deterministic window watchdog functionality in compact, thermally robust packages.
FAQ
What is the factory-programmed VIT− threshold for TPS36BA38ACADDFRQ1?
The TPS36BA38ACADDFRQ1 has a factory-programmed undervoltage threshold (VIT−) of 3.80 V, selected from the 50-mV-step range spanning 1.05 V to 5.40 V. This value is laser-trimmed during production and guaranteed within ±1.2% over –40°C to 125°C ambient temperature, eliminating need for external resistive dividers in 3.8 V rail monitoring applications.
Does TPS36BA38ACADDFRQ1 support both open-drain and push-pull RESET outputs?
Yes, TPS36BA38ACADDFRQ1 supports both output topologies. The device variant is configured at manufacture: open-drain requires external pull-up, while push-pull drives actively high/low. Output type is encoded in the orderable part number suffix; TPS36BA38ACADDFRQ1 uses open-drain RESET, confirmed by its electrical characteristics table listing VOL at ISINK = 500 µA and leakage < 30 nA.
How is the watchdog close window (tWC) set for TPS36BA38ACADDFRQ1?
For TPS36BA38ACADDFRQ1 (Pinout Option A), the watchdog close window (tWC) is factory-programmed to 38 ms - indicated by the "38" in the part number. This value is fixed and cannot be altered in-circuit; it is distinct from capacitor-programmable variants and ensures repeatable timing without external components.
What is the reset delay (tD) of TPS36BA38ACADDFRQ1, and is it user-adjustable?
The TPS36BA38ACADDFRQ1 has a factory-programmed reset delay (tD) of 25 ms, denoted by the "25" in its naming convention (though truncated in final suffix). This delay is fixed and not adjustable via CRST capacitor; it defines the minimum time RESET remains asserted after VDD rises above VIT+, ensuring reliable MCU initialization.
Which pinout option does TPS36BA38ACADDFRQ1 implement, and what features does it enable?
TPS36BA38ACADDFRQ1 implements Pinout Option A (CWD, CRST, MR, SET0, RESET, WDI, GND, VDD), providing capacitor-programmable watchdog close window (CWD) and reset delay (CRST), manual reset (MR), and combined RESET output that reflects both voltage fault and watchdog error (AND logic). It does not include independent WDO or WD-EN pins.
TPS36BA38ACADDFRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-8 Thin, TSOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Type:
- Watchdog Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.9V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TSOT-23-8
TPS36BA38ACADDFRQ1 FAQ
1.How can I place an order for TPS36BA38ACADDFRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS36BA38ACADDFRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS36BA38ACADDFRQ1 reliable?
The price and inventory of TPS36BA38ACADDFRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS36BA38ACADDFRQ1 is usually 5 days.
3.What payment methods are accepted for TPS36BA38ACADDFRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS36BA38ACADDFRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS36BA38ACADDFRQ1?
TPS36BA38ACADDFRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS36BA38ACADDFRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS36BA38ACADDFRQ1?
For technical support, including TPS36BA38ACADDFRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS36BA38ACADDFRQ1 requirements.
6.How does Aetrix verify that TPS36BA38ACADDFRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS36BA38ACADDFRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS36BA38ACADDFRQ1 meets industry standards.
7.What is the process for return or replacement of TPS36BA38ACADDFRQ1?
All TPS36BA38ACADDFRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS36BA38ACADDFRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS36BA38ACADDFRQ1 part is unused and in its original packaging.
Return procedure for TPS36BA38ACADDFRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS36BA38ACADDFRQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
