Texas Instruments TPS3700DDCR2
- Part No.:
- TPS3700DDCR2
- Manufacturer:
- Texas Instruments
- Category:
- Comparators
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
TPS3700DDCR2.pdf
- Description:
- IC COMPARATOR 2 WINDW SOT23-THIN
- Quantity:
- Payment:

- Shipping:

Inventory:5,726
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3700DDCR2 from Texas Instruments is a high-voltage window voltage detector IC designed for overvoltage and undervoltage monitoring in power-rail supervision systems. It features dual open-drain outputs (OUTA/OUTB), an internal 400-mV reference with ±1.0% accuracy over temperature, 1.8 V to 18 V supply range, and built-in 5.5 mV hysteresis. It is used in industrial control systems to monitor 12-V rails for ±10% deviations before asserting reset signals to microcontrollers.
For engineers reviewing the TPS3700DDCR2 datasheet, TPS3700DDCR2 pinout, TPS3700DDCR2 application, or TPS3700DDCR2 equivalent, key selection considerations include its dual-threshold window detection capability, 18-V output rating independent of VDD, low 5.5-µA quiescent current, –40°C to 125°C operation, and SOT-6 package compatibility with space-constrained embedded power monitors.
Technical Context
The TPS3700DDCR2 integrates two precision comparators sharing a single 400-mV internal reference: INA+ drives OUTA on falling threshold (VIT+ – VHYS), while INB– drives OUTB on rising threshold (VIT+). Both inputs accept 0–6.5 V regardless of VDD, enabling rail-agnostic monitoring via external resistor dividers.
Its open-drain outputs support pull-up to voltages up to 18 V-decoupled from VDD-allowing direct interface to diverse reset/enable inputs (e.g., 3.3-V MCU reset, 12-V regulator enable). Internal hysteresis (5.5 mV typical) filters noise without external components, and propagation delays are specified at 18 µs (tPHL) and 29 µs (tPLH) under 10-mV overdrive.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 1.8 V to 18 V - powers device across wide input rails including automotive 12 V and industrial 24 V derived supplies |
| Threshold Accuracy | ±1.0% over –40°C to 125°C - ensures reliable trip points across full industrial temperature range without calibration |
| Quiescent Current | 5.5 µA typical - enables always-on supervision in battery-backed or low-power systems |
| Hysteresis | 5.5 mV typical - suppresses false triggering from supply ripple or transient noise without external components |
| Output Rating | 18 V open-drain - allows pull-up to higher voltage rails than VDD, supporting mixed-voltage system interfacing |
| Input Voltage Range | 0 V to 6.5 V on INA+/INB– - permits monitoring of rails >18 V using external resistor dividers |
| Propagation Delay | 18 µs (tPHL), 29 µs (tPLH) - provides deterministic timing for reset assertion/deassertion in real-time systems |
Pinout & Package
SOT-6 (DDC) package: 2.90 mm × 1.60 mm, surface-mount, lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUTA | Open-drain output A | Asserts low when INA+ falls below (VIT+ – VHYS); used for undervoltage detection |
| GND | Ground reference | Return path for internal circuitry and comparator reference; requires low-impedance PCB connection |
| INA+ | Noninverting input A | Monitors rising/falling voltage for undervoltage condition; connects to resistor divider top node |
| INB– | Inverting input B | Monitors rising/falling voltage for overvoltage condition; connects to resistor divider bottom node |
| OUTB | Open-drain output B | Asserts low when INB– rises above VIT+; used for overvoltage detection |
| VDD | Power supply input | Accepts 1.8–18 V; requires local 0.1-µF ceramic decoupling capacitor per best practice |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent comparators | Enables simultaneous overvoltage (INB–/OUTB) and undervoltage (INA+/OUTA) monitoring from one IC |
| Internal 400-mV reference | Eliminates need for external reference IC or precision resistor network; reduces BOM count and layout area |
| 18-V output rating | Permits pull-up to voltage rails higher than VDD (e.g., 12-V output driving 3.3-V MCU reset) |
| Low input bias current | ±25 nA max on INA+, ±15 nA max on INB– - minimizes divider error and supports high-value resistors for ultra-low power |
| Wide operating temperature | –40°C to 125°C junction - qualified for under-hood automotive, factory-floor industrial, and outdoor embedded applications |
Applications
| Industrial Power Supervision | Automotive Body Control Module |
|---|---|
Use Scenario: Monitoring a 24-V DC input rail in programmable logic controller (PLC) backplane to detect brownout or overvoltage faults. IC Role / Device Role / Timing Role: Window voltage detector asserting OUTA/OUTB to halt CPU execution and trigger safe shutdown sequence within 30 µs. Use Value: Prevents corrupted firmware writes or latch-up during unstable supply conditions using only two external resistors and no external reference. | Use Scenario: Supervising 12-V battery-derived rails in body control unit (BCU) for headlight driver and door module power stages. IC Role / Device Role / Timing Role: Dual-threshold supervisor generating independent OV/UV flags to microcontroller interrupt pins for fault logging and LED status indication. Use Value: Enables fail-safe operation by detecting <10.8 V undervoltage (preventing relay chatter) and >14.5 V overvoltage (protecting MOSFET gate drivers). |
| Embedded Computing Module | FPGA Power Sequencing |
Use Scenario: Ensuring stable 1.8-V core and 3.3-V I/O rails on ARM-based edge AI module before releasing processor reset. IC Role / Device Role / Timing Role: Configured as two independent monitors: INA+ on 1.8-V rail, INB– on 3.3-V rail; both outputs wired-OR'd to single reset line. Use Value: Guarantees all critical rails meet tolerance before boot, eliminating boot failures due to marginal voltage sequencing. | Use Scenario: Validating 1.2-V FPGA core and 2.5-V auxiliary rails prior to configuration bitstream loading. IC Role / Device Role / Timing Role: Window detector on each rail using separate resistor dividers; OUTA/OUTB drive FPGA INIT_B and CCLK enable paths. Use Value: Prevents partial configuration or configuration timeout by enforcing strict ±3% voltage windows before FPGA startup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar window voltage detection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV809E33DBVR | Single-channel 3.3-V fixed-threshold supervisor; no window function, no adjustable thresholds, no 18-V output rating | Only suitable for basic reset generation on 3.3-V rails; cannot replace dual-threshold monitoring | Select only if application requires simple undervoltage reset on 3.3-V supply with no overvoltage detection needed |
| MAX6816EUT+T | Single-channel 3.0-V supervisor with 120-ms reset timeout; lacks internal reference, adjustable thresholds, and window capability | Designed for manual reset debouncing, not continuous rail monitoring; no hysteresis tuning or dual outputs | Use only for pushbutton reset conditioning-not for autonomous power-rail supervision |
Compared with TLV809E33DBVR and MAX6816EUT+T, the TPS3700DDCR2 uniquely delivers true window detection with independently configurable over/undervoltage thresholds, 18-V output compatibility, and sub-1% accuracy-making it the only viable option for robust, multi-rail industrial supervision where both OV and UV faults must be distinguished and acted upon separately.
Availability
TPS3700DDCR2 is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, and embedded computing modules requiring stable component supply with guaranteed long-term manufacturability.
Supply support for TPS3700DDCR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies with over 50 years of industrial-grade product leadership.
The TPS3700DDCR2 belongs to TI's precision voltage supervisor product line, engineered specifically for high-reliability overvoltage/undervoltage monitoring in harsh environments where rail stability directly impacts system safety and data integrity.
FAQ
What is the function of the INA+ and INB– pins on the TPS3700DDCR2?
The INA+ pin serves as the noninverting input for the undervoltage comparator: when voltage at INA+ drops below (VIT+ – VHYS), OUTA is driven low. The INB– pin is the inverting input for the overvoltage comparator: when voltage at INB– exceeds VIT+, OUTB is driven low. Together they enable window detection using external resistor dividers. Both pins accept 0–6.5 V regardless of VDD, and exhibit ultra-low input bias current (±25 nA max on INA+, ±15 nA max on INB–) to minimize divider error in the TPS3700DDCR2.
Can the TPS3700DDCR2 monitor a 24-V rail despite its 18-V VDD limit?
Yes. The TPS3700DDCR2 INA+ and INB– inputs are rated for 0–6.5 V, independent of VDD. To monitor a 24-V rail, use an external resistor divider to scale the voltage down to ≤6.5 V at the input pins. For example, a 1 MΩ + 274 kΩ divider yields ~5.4 V at the input for 24 V applied. The internal 400-mV reference remains accurate, and the TPS3700DDCR2 maintains ±1.0% threshold accuracy across temperature. Output pull-up can still be to 24 V since OUTA/OUTB are rated to 18 V - for >18 V rails, add a level-shifting transistor stage.
What is the minimum recommended pull-up resistor value for TPS3700DDCR2 outputs?
The TPS3700DDCR2 outputs are open-drain and rated to sink 40 mA maximum. Minimum pull-up resistance depends on required rise time and bus capacitance. For a 100-pF load and 1-µs rise time, RPU ≤ 10 kΩ (per τ = R×C). However, to ensure VOL ≤ 250 mV at 5 mA sink current, RPU must be ≤ (VPU – 0.25 V)/0.005 A. With 5-V pull-up, RPU ≤ 950 Ω; with 12-V pull-up, RPU ≤ 2.35 kΩ. TI recommends 10 kΩ for general-purpose use - balancing speed, power, and noise immunity in the TPS3700DDCR2.
Does the TPS3700DDCR2 require external hysteresis components?
No. The TPS3700DDCR2 includes built-in hysteresis of 5.5 mV (typical), which is trimmed and temperature-stable. This eliminates the need for external positive feedback resistors or Schmitt-trigger configurations. The internal hysteresis ensures clean, glitch-free output transitions even in noisy environments - a key design advantage confirmed in the TPS3700DDCR2 datasheet's Typical Characteristics section (Figure 4: Hysteresis vs Temperature).
How does the TPS3700DDCR2 behave during power-up and brownout conditions?
During power-up, the TPS3700DDCR2 asserts a power-on reset (POR) when VDD exceeds 0.8 V, holding outputs in defined states after a 450-µs max start-up delay. During brownout, when VDD falls below 1.3 V (UVLO threshold), OUTA is driven low and OUTB enters high-impedance - ensuring predictable fault signaling. Below 0.8 V (V(POR)), both outputs go high-impedance. This three-stage behavior (POR → UVLO → power-off) is fully characterized in the TPS3700DDCR2 Electrical Characteristics table and guarantees safe system reset sequencing.
TPS3700DDCR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Window
- Number of Elements:
- 2
- Output Type:
- Open-Drain
- Voltage - Supply, Single/Dual (±):
- 1.8V ~ 18V
- :
- -
- Voltage - Input Offset (Max):
- -
- Current - Input Bias (Max):
- -
- Current - Output (Typ):
- 11µA
- Current - Quiescent (Max):
- -
- CMRR, PSRR (Typ):
- 29µs
- Propagation Delay (Max):
- 5.5mV
- Hysteresis:
- -40°C ~ 125°C
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- Surface Mount
- :
- SOT-23-THIN
TPS3700DDCR2 FAQ
1.How can I place an order for TPS3700DDCR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3700DDCR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3700DDCR2 reliable?
The price and inventory of TPS3700DDCR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3700DDCR2 is usually 5 days.
3.What payment methods are accepted for TPS3700DDCR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3700DDCR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3700DDCR2?
TPS3700DDCR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3700DDCR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3700DDCR2?
For technical support, including TPS3700DDCR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3700DDCR2 requirements.
6.How does Aetrix verify that TPS3700DDCR2 is sourced from the original manufacturer or authorized distributors?
All TPS3700DDCR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3700DDCR2 meets industry standards.
7.What is the process for return or replacement of TPS3700DDCR2?
All TPS3700DDCR2 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3700DDCR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3700DDCR2 part is unused and in its original packaging.
Return procedure for TPS3700DDCR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3700DDCR2 Tags

-
LM2903DR
Texas Instruments
-
LM339DR
Texas Instruments

-
LM339PWR
Texas Instruments

-
LM393DT
STMicroelectronics

-
LM2901PWR
Texas Instruments

-
LM2903DT
STMicroelectronics

-
LM393DR
Texas Instruments
-
LM239DR
Texas Instruments

-
LM339APWR
Texas Instruments

-
LM2903P
Texas Instruments

-
LM393ADR
Texas Instruments

-
NCX2200GMAZ
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

