Texas Instruments TPS3702CX10DDCR
- Part No.:
- TPS3702CX10DDCR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
TPS3702CX10DDCR.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL TSOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:2,738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3702CX10DDCR from Texas Instruments is a high-accuracy window voltage detector IC designed for precision overvoltage and undervoltage monitoring of low-voltage supply rails (1V–5V nominal). It delivers ±0.25% typical threshold accuracy, 0.55% internal hysteresis, 7µA typical quiescent current, and operates across –40°C to 125°C. It is used in FPGA power sequencing, DSP reset supervision, and industrial safety-critical rail monitoring where narrow tolerance detection is required.
For engineers reviewing the TPS3702CX10DDCR datasheet, TPS3702CX10DDCR pinout, TPS3702CX10DDCR application, or TPS3702CX10DDCR equivalent, key selection considerations include its dual open-drain OV/UV outputs, SET-pin configurable accuracy bands (±4% or ±9% nominal), SOT-6 package footprint, 2V–18V VDD range, and independent SENSE input capable of monitoring up to 6.5V regardless of supply voltage.
Technical Context
The TPS3702CX10DDCR integrates two precision comparators with a trimmed internal resistor divider and reference, eliminating external resistors and enabling fixed ±4% / ±9% nominal window thresholds. Its architecture supports independent OV and UV assertion with active-low open-drain outputs that sink up to 10mA and tolerate pull-up voltages up to 18V - decoupled from VDD.
It features internal glitch immunity, 300µs startup delay (tSD), 19µs OV/UV high-to-low propagation delay, and undervoltage lockout (UVLO) at 1.3V–1.7V. The SET pin selects between two pretrimmed accuracy bands, while the SENSE–VDD separation enables redundant monitoring architectures required in functional safety designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2V to 18V on VDD; SENSE accepts up to 6.5V independently - enables flexible rail monitoring without level-shifting. |
| Threshold Accuracy | ±0.25% typical, ±0.9% over –40°C to 125°C - ensures reliable fault detection within tight supply margins. |
| Configurable Window | SET pin selects ±4% (tight) or ±9% (wide) nominal thresholds - supports dynamic band adjustment during startup or mode changes. |
| Hysteresis | 0.55% (typical) of trip point - prevents chatter near thresholds under noisy or slowly varying conditions. |
| Quiescent Current | 7µA typical at VDD ≥ 5V - minimizes standby power impact in battery-backed or energy-sensitive systems. |
| Output Type | Independent open-drain OV and UV pins - allows wired-OR combination or separate fault signaling to processors or regulators. |
| Propagation Delay | 19µs (HL), 35µs (LH) - provides fast response to rail excursions while maintaining noise immunity via internal filtering. |
Pinout & Package
SOT-6 (DDC) package, 2.90mm × 1.60mm body size, surface-mount, lead-free and RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - UV | Active-low open-drain undervoltage output | Asserts low when SENSE falls below VIT–(UV); requires external pull-up; sinks up to 10mA. |
| 2 - GND | Ground reference | Analog and digital ground return; must be low-impedance connection for accuracy and noise immunity. |
| 3 - SENSE | Monitored supply input | High-impedance input (1.5µA max) accepting 0–6.5V; internally compared against precision thresholds. |
| 4 - SET | Accuracy band selection input | Logic-level control: ≤250mV selects ±9% band, ≥750mV selects ±4% band; internal 600nA pull-up. |
| 5 - VDD | Device supply input | Power source (2V–18V); requires local 0.1µF ceramic bypass capacitor for stable operation. |
| 6 - OV | Active-low open-drain overvoltage output | Asserts low when SENSE exceeds VIT+(OV); electrically isolated from VDD; compatible with 18V pull-ups. |
Key Features
| Feature | Design Value |
|---|---|
| No external resistor network required | Internal trimmed divider eliminates component count, layout area, and resistor tolerance errors - improves system-level accuracy. |
| Dual independent fault outputs | Separate UV and OV pins enable distinct handling of under- and overvoltage events - critical for diagnostics and fail-safe shutdown logic. |
| Redundant monitoring capability | Independent SENSE and VDD pins allow monitoring one rail while powered from another - supports ASIL-B/C system partitioning. |
| Glitch-immune timing architecture | 300µs startup delay and internal noise filtering prevent false resets from transients or power supply ripple. |
| Wide VDD-to-output voltage decoupling | VDD can be as low as 2V while OV/UV outputs pulled to 18V - simplifies interface with higher-voltage logic or legacy reset controllers. |
Applications
| FPGA Power Sequencing | DSP-Based System Reset Supervision |
|---|---|
Use Scenario: Monitoring 1.2V, 1.8V, and 3.3V core and I/O rails during FPGA configuration and runtime. IC Role / Device Role / Timing Role: Window voltage detector asserting independent UV/OV signals to FPGA's PROGRAM_B and INIT_B pins for controlled reconfiguration or safe halt. Use Value: ±0.9% threshold accuracy over temperature ensures reliable detection within ±5% rail tolerances, preventing premature or missed resets during voltage droop or surge events. | Use Scenario: Supervising multiple voltage domains (e.g., core, memory, I/O) in real-time DSP systems used in motor control or audio processing. IC Role / Device Role / Timing Role: Fault monitor generating asynchronous reset pulses to DSP's RST pin upon rail deviation, with SET pin dynamically widening band during startup. Use Value: 7µA quiescent current and 19µs propagation delay enable low-power, responsive supervision without adding latency to time-critical signal paths. |
| Industrial Control Safety Monitoring | Factory Automation Power Integrity |
Use Scenario: Redundant rail monitoring in PLC backplane modules where failure of 5V or 24V auxiliary supplies must trigger immediate shutdown. IC Role / Device Role / Timing Role: Dual-output detector feeding UV/OV signals into safety microcontroller's GPIOs for cross-checked fault validation per IEC 61508. Use Value: SENSE–VDD isolation and ±0.25% typical accuracy support dual-channel monitoring architecture - meeting diagnostic coverage requirements for SIL2 applications. | Use Scenario: Ensuring stable 3.3V and 5V logic rails powering EtherCAT slave controllers and IO-link devices on factory floor equipment. IC Role / Device Role / Timing Role: Window comparator detecting sustained overvoltage (>5.25V) or undervoltage (<2.97V) on 3.3V rail, triggering watchdog timeout or communication abort. Use Value: 0.55% hysteresis prevents oscillation during marginal brown-out conditions, while open-drain outputs interface directly with 5V-tolerant microcontroller inputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar window voltage detector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3702CX12DDCR | Fixed ±4% nominal window (no SET-pin flexibility); identical accuracy, package, and electrical specs. | Used where only tight-band monitoring is needed - no dynamic band switching required. | Select when design uses only one fixed threshold band and seeks simplified BOM with no SET pin routing. |
| MAX6373KA29+T | Single-supply window detector with ±2.5% accuracy; no SET pin; 1.6V–5.5V VDD range; SO-8 package. | Limited to lower VDD and narrower input range; lacks SENSE–VDD independence and 18V output compatibility. | Consider only for cost-sensitive, non-safety-critical 3.3V/5V applications where SOT-6 footprint and wide VDD are not required. |
Compared with TPS3702CX10DDCR, the CX12 variant removes configurability but offers identical performance in fixed-band use cases, while the MAX6373 provides lower-cost supervision at the expense of thermal accuracy, voltage range, and architectural flexibility - making it unsuitable for industrial or safety-critical deployment.
Availability
TPS3702CX10DDCR is available at Aetrix Electronics and suitable for FPGA power sequencing, DSP-based system reset supervision, and industrial control safety monitoring requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for TPS3702CX10DDCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The TPS3702 family is part of TI's precision voltage supervisor product line, engineered specifically for high-reliability window monitoring in systems with narrow supply tolerances and functional safety requirements.
FAQ
What is the function of the SET pin on the TPS3702CX10DDCR?
The SET pin on the TPS3702CX10DDCR selects between two pretrimmed accuracy bands: applying ≥750 mV configures ±4% nominal thresholds, while ≤250 mV configures ±9% nominal thresholds. This enables dynamic adjustment of detection sensitivity - for example, widening the band during system startup to avoid false resets, then tightening it during steady-state operation. The TPS3702CX10DDCR uses internal pull-up current (600 nA) to simplify interface.
Can the TPS3702CX10DDCR monitor a 5V rail while powered from a 3.3V supply?
Yes. The TPS3702CX10DDCR supports independent SENSE and VDD pins: SENSE accepts up to 6.5V regardless of VDD, which can be as low as 2V. So it can monitor a 5V rail while powered from 3.3V, with OV/UV outputs pulled to 5V. This decoupling is essential for mixed-voltage systems and safety redundancy - a key feature distinguishing the TPS3702CX10DDCR from single-rail supervisors.
What is the maximum pull-up voltage allowed on the UV and OV pins of the TPS3702CX10DDCR?
The UV and OV pins of the TPS3702CX10DDCR support pull-up voltages up to 18V, independent of the VDD supply voltage. This allows direct interfacing with higher-voltage logic families or legacy reset controllers without level shifters. The outputs are open-drain and rated to sink up to 10mA, with VOL ≤ 250mV at IOUT = 5mA and VDD ≥ 5V - confirmed in the TPS3702CX10DDCR electrical characteristics table.
Does the TPS3702CX10DDCR provide hysteresis, and how is it implemented?
Yes, the TPS3702CX10DDCR provides internal hysteresis of 0.55% (typical) of the nominal trip point, with a maximum of 0.8%. This hysteresis is fixed and built into the comparator design - no external components are needed. It prevents output oscillation when the monitored voltage lingers near threshold due to noise or slow transients, ensuring clean, chatter-free UV and OV assertions. This value is specified in the TPS3702CX10DDCR datasheet Section 5.5.
How does the TPS3702CX10DDCR handle power-on reset behavior?
The TPS3702CX10DDCR incorporates a 300µs startup delay (tSD) after VDD rises above UVLO (1.3V–1.7V), during which outputs remain undefined. Once tSD elapses and VDD ≥ 2V, UV and OV respond to SENSE voltage per the truth table. Below V(POR) = 0.8V, outputs are fully undefined. This controlled initialization sequence ensures reliable reset assertion only after internal circuitry stabilizes - a defined behavior documented in the TPS3702CX10DDCR timing specifications.
TPS3702CX10DDCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Voltage Detector
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-THIN
TPS3702CX10DDCR FAQ
1.How can I place an order for TPS3702CX10DDCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3702CX10DDCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3702CX10DDCR reliable?
The price and inventory of TPS3702CX10DDCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3702CX10DDCR is usually 5 days.
3.What payment methods are accepted for TPS3702CX10DDCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3702CX10DDCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3702CX10DDCR?
TPS3702CX10DDCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3702CX10DDCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3702CX10DDCR?
For technical support, including TPS3702CX10DDCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3702CX10DDCR requirements.
6.How does Aetrix verify that TPS3702CX10DDCR is sourced from the original manufacturer or authorized distributors?
All TPS3702CX10DDCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3702CX10DDCR meets industry standards.
7.What is the process for return or replacement of TPS3702CX10DDCR?
All TPS3702CX10DDCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3702CX10DDCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3702CX10DDCR part is unused and in its original packaging.
Return procedure for TPS3702CX10DDCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3702CX10DDCR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

