Texas Instruments TPS3702CX12DDCR
- Part No.:
- TPS3702CX12DDCR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
TPS3702CX12DDCR.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL TSOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:1,929
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3702CX12DDCR from Texas Instruments is a high-accuracy window voltage detector IC designed for monitoring low-voltage supply rails (1V–5V nominal) in safety-critical power supervision systems. It delivers ±0.25% typical threshold accuracy, 0.55% internal hysteresis, 7µA typical quiescent current, and operates across –40°C to 125°C. It is used in FPGA/ASIC power sequencing to assert independent open-drain UV and OV reset signals when monitored voltage exits the precision window.
For engineers reviewing the TPS3702CX12DDCR datasheet, TPS3702CX12DDCR pinout, TPS3702CX12DDCR application, or TPS3702CX12DDCR equivalent, key selection considerations include its dual open-drain outputs, SET-pin configurable accuracy bands (±4% or ±9% nominal), SOT-6 package footprint, internal resistor divider eliminating external components, and guaranteed operation with VDD from 2V to 18V while monitoring up to 6.5V on SENSE.
Technical Context
The TPS3702CX12DDCR integrates two precision comparators with a trimmed internal resistor divider and reference to implement a fully self-contained window detector. Its architecture eliminates external resistors, ensuring threshold accuracy is not degraded by component tolerances or layout parasitics.
It supports dynamic accuracy reconfiguration via the SET pin: logic-high sets ±4% nominal thresholds (±4.9% worst-case over temperature), logic-low sets ±9% (±9.9% worst-case). Both UV and OV outputs are active-low, open-drain, independently controllable, and rated for 10mA sink current with pull-up voltages up to 18V - decoupled from VDD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 2V to 18V - powers device independently of monitored rail; enables supervision of 1.2V/1.8V/3.3V rails from higher-bias supplies. |
| SENSE Input Range | 0V to 6.5V - monitors rails up to 6.5V without external divider; absolute max 7V prevents damage from transient overshoot. |
| Threshold Accuracy | ±0.25% (typ), ±0.9% (–40°C to 125°C) - ensures reliable fault detection within narrow supply margins common in modern SoCs and FPGAs. |
| Hysteresis | 0.55% (fixed) - prevents chatter during slow-rising/falling supply transitions near trip points; eliminates need for external RC filtering. |
| Quiescent Current | 7µA (typ) - minimizes standby power impact in always-on monitoring paths for battery-backed or energy-sensitive systems. |
| Propagation Delay | 19µs (UV HL), 35µs (OV LH) - provides fast fault response while maintaining immunity to sub-µs noise spikes via built-in glitch filtering. |
| Output Type | Open-drain UV & OV - allows wired-OR combination, level-shifting via external pull-ups, and interface with diverse logic families (e.g., 1.8V/3.3V/5V MCU reset inputs). |
Pinout & Package
SOT-6 (DDC) package: 2.90mm × 1.60mm body, 0.95mm height, gull-wing leads. RoHS-compliant, moisture sensitivity level 1 (MSL-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - UV | Active-low undervoltage output | Drives low when SENSE falls below VIT–(UV); requires external pull-up; sinks up to 10mA for direct MCU reset assertion. |
| 2 - GND | Ground reference | Common return for internal circuitry and output stage; must be low-impedance connection to minimize noise coupling into SENSE path. |
| 3 - SENSE | Monitored supply input | High-impedance (1.5µA max) node sensing rail voltage; accepts 0–6.5V; immune to transients per internal filtering. |
| 4 - SET | Accuracy band selector | Logic-high (≥750mV) selects ±4% nominal window; logic-low (≤250mV) selects ±9%; internal 600nA pull-up simplifies control. |
| 5 - VDD | Device supply input | Powers internal comparators and reference; decoupled with 0.1µF ceramic capacitor; independent of SENSE and pull-up voltages. |
| 6 - OV | Active-low overvoltage output | Drives low when SENSE exceeds VIT+(OV); electrically identical to UV; enables separate fault reporting or OR'd system reset. |
Key Features
| Feature | Design Value |
|---|---|
| Internal resistor divider | Eliminates external R-network, removing resistor tolerance, tempco, and layout-induced errors - improves total system accuracy by ≥0.5% vs discrete solutions. |
| User-configurable window | SET pin toggles between ±4% and ±9% nominal thresholds - enables startup margin relaxation (±9%) followed by tight runtime supervision (±4%) without hardware change. |
| Independent UV/OV outputs | Allows differentiated system responses: e.g., UV triggers graceful shutdown, OV triggers immediate power disconnect - critical for functional safety compliance. |
| Glitch-immune design | Rejects <100ns transients on SENSE - prevents false resets in noisy industrial or motor-drive environments without adding external RC filters. |
| VDD-decoupled outputs | UV/OV can be pulled up to 18V regardless of VDD (2–18V) - supports mixed-voltage systems where reset logic runs at higher voltage than supervisor supply. |
Applications
| FPGA Power Sequencing | DSP Core Voltage Monitoring |
|---|---|
Use Scenario: Monitoring 1.2V core rail of Xilinx Kintex-7 FPGA during power-up, steady-state, and brownout conditions. IC Role / Device Role / Timing Role: Window detector asserting independent UV/OV signals to FPGA's PROGRAM_B and INIT_B pins to halt configuration if voltage deviates beyond ±4.9%. Use Value: Prevents bitstream corruption and latch-up by enforcing strict 1.2V ±5% window with 0.55% hysteresis - no external resistors required for ±0.25% typical accuracy. | Use Scenario: Supervising 1.8V I/O rail of TI C66x DSP in telecom baseband processing unit operating at –40°C to 85°C. IC Role / Device Role / Timing Role: Dual open-drain outputs tied to DSP's nRST and nINT lines to initiate controlled reset or interrupt on overvoltage (e.g., LDO failure) or undervoltage (e.g., input sag). Use Value: 7µA quiescent current extends battery backup runtime; ±0.9% accuracy over full temperature range ensures reliable operation without derating. |
| Industrial PLC Power Integrity | Motor Drive DC-Link Monitoring |
Use Scenario: Continuous supervision of 3.3V auxiliary supply in Allen-Bradley CompactLogix PLC exposed to EMI from adjacent VFDs. IC Role / Device Role / Timing Role: SENSE connected directly to 3.3V rail; SET held low for ±9% startup window, then switched high post-boot for ±4% runtime guardband. Use Value: Internal glitch immunity rejects 50ns EMI spikes; independent UV/OV outputs feed redundant watchdog timers - meets IEC 61508 SIL-2 requirements. | Use Scenario: Detecting overvoltage on 48V DC-link of BLDC motor drive before IGBT gate driver activation. IC Role / Device Role / Timing Role: SENSE fed via resistive divider (scaling 48V→3.3V); OV output drives optocoupler to disable PWM generation within 35µs of overvoltage event. Use Value: 10mA sink capability drives opto-LED directly; 18V-rated OV output interfaces safely with 5V-isolated side - avoids level-shifter IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar window voltage detector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV809E33DBVR | Single-channel (UV only), fixed 3.3V threshold, ±2% accuracy, no SET pin, SOT-23-3 package | Lacks overvoltage detection and window functionality; cannot replace dual-threshold supervision | Select only if system requires undervoltage-only reset with minimal footprint - not a functional substitute for TPS3702CX12DDCR. |
| MAX6816EUT+T | Single-supply, ±1.5% accuracy, no internal divider, requires external resistors for threshold setting, SOT-23-6 | Higher design complexity due to resistor network; accuracy degraded by external component tolerances and tempco | Choose when cost is primary constraint and ±1.5% accuracy suffices; avoid where traceability and production yield demand integrated precision. |
Compared with TLV809E33DBVR and MAX6816EUT+T, the TPS3702CX12DDCR uniquely delivers true window supervision with factory-trimmed thresholds, dual independent outputs, and user-selectable accuracy bands - enabling both robust fault coverage and adaptive system-level power management strategies.
Availability
TPS3702CX12DDCR is available at Aetrix Electronics and suitable for FPGA power sequencing, DSP core monitoring, industrial PLC power integrity, and motor drive DC-link supervision requiring stable component supply and long-term production continuity.
Supply support for TPS3702CX12DDCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The TPS3702 family is part of TI's precision power-supply supervisors product line, engineered specifically for high-reliability systems demanding accurate, low-power, and configurable voltage monitoring across wide temperature ranges.
FAQ
What is the exact threshold voltage window for TPS3702CX12DDCR when the SET pin is high?
The TPS3702CX12DDCR is configured for ±4% nominal thresholds when SET ≥ 750 mV. For a 1.2V nominal rail, this yields VIT–(UV) = 1.152V and VIT+(OV) = 1.248V at 25°C. Including ±0.9% accuracy over –40°C to 125°C, worst-case window is 1.142V to 1.259V - verified in Section 7.2.1 of the SBVS251A datasheet. The TPS3702CX12DDCR maintains this specification without external components.
Can TPS3702CX12DDCR monitor a 5V rail directly on the SENSE pin?
Yes, the TPS3702CX12DDCR supports SENSE input voltages up to 6.5V, so a 5V rail can be connected directly without attenuation. The device's internal resistor divider is optimized for 1V–5V nominal rails, and the ±4% or ±9% accuracy bands apply directly. No external divider is needed, preserving accuracy and reducing BOM count. This capability is confirmed in Section 5.3 (Recommended Operating Conditions) and Figure 7-2 of the TPS3702CX12DDCR datasheet.
How does the TPS3702CX12DDCR handle power supply brownouts during system operation?
During a brownout, the TPS3702CX12DDCR asserts the UV output low when SENSE falls below VIT–(UV), and holds OV in high-impedance. If VDD drops below 1.3V (UVLO threshold), the UV output remains asserted while OV goes high-impedance - ensuring fail-safe reset behavior. Startup delay (tSD = 300µs) guarantees valid output states only after VDD stabilizes above 2V. These behaviors are defined in Sections 6.4.1–6.4.3 and Table 6-1 of the TPS3702CX12DDCR technical documentation.
Is the TPS3702CX12DDCR pin-compatible with other devices in the TPS3702 family?
Yes, all TPS3702 variants (e.g., TPS3702CX18DDCR, TPS3702CX33DDCR) share identical SOT-6 (DDC) pinout, electrical characteristics, and functional behavior - differing only in factory-programmed nominal threshold voltages. The TPS3702CX12DDCR uses the same UV, GND, SENSE, SET, VDD, and OV pin assignments and timing, enabling drop-in replacement across rail voltages without PCB changes.
What is the maximum sink current supported by the UV and OV outputs of TPS3702CX12DDCR?
The UV and OV outputs of the TPS3702CX12DDCR each support a maximum sink current of 10mA, as specified in Section 5.3 (Recommended Operating Conditions) of the datasheet. This allows direct driving of standard CMOS reset inputs, optocouplers, or LED indicators without external buffers. VOL remains ≤250mV at 10mA load when VDD ≥ 5V, ensuring clean logic-low signaling across temperature and supply variations.
TPS3702CX12DDCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Voltage Detector
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.2V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-THIN
TPS3702CX12DDCR FAQ
1.How can I place an order for TPS3702CX12DDCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3702CX12DDCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3702CX12DDCR reliable?
The price and inventory of TPS3702CX12DDCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3702CX12DDCR is usually 5 days.
3.What payment methods are accepted for TPS3702CX12DDCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3702CX12DDCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3702CX12DDCR?
TPS3702CX12DDCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3702CX12DDCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3702CX12DDCR?
For technical support, including TPS3702CX12DDCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3702CX12DDCR requirements.
6.How does Aetrix verify that TPS3702CX12DDCR is sourced from the original manufacturer or authorized distributors?
All TPS3702CX12DDCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3702CX12DDCR meets industry standards.
7.What is the process for return or replacement of TPS3702CX12DDCR?
All TPS3702CX12DDCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3702CX12DDCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3702CX12DDCR part is unused and in its original packaging.
Return procedure for TPS3702CX12DDCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3702CX12DDCR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

