Texas Instruments TPS3703A4180DSERQ1
- Part No.:
- TPS3703A4180DSERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703A4180DSERQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:944
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703A4180DSERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-grade overvoltage and undervoltage reset IC in a 6-pin WSON (DSE) package. It monitors supply rails from 1.7 V to 5.5 V with ±0.7% threshold accuracy across –40°C to +125°C, fixed 1.8 V UV/OV window threshold, ±4% window tolerance, and 10 ms / 200 ms dual fixed time delay options. It delivers reliable power-on reset and fault detection for ADAS domain controllers.
For engineers reviewing the TPS3703A4180DSERQ1 datasheet, TPS3703A4180DSERQ1 pinout, TPS3703A4180DSERQ1 application, or TPS3703A4180DSERQ1 equivalent, key selection criteria include its integrated window supervision without external resistors, open-drain active-low RESET output with latching behavior, manual reset (MR) support, CT-pin programmable timing, and guaranteed operation under automotive thermal and ESD stress conditions.
Technical Context
The TPS3703A4180DSERQ1 implements dual precision comparators with an internal trimmed resistor divider and reference to deliver fixed 1.8 V window thresholds (VIT− = 1.728 V, VIT+ = 1.872 V) and ±4% window tolerance. Its architecture eliminates external resistor networks, reducing BOM count and eliminating resistor tolerance-induced error.
Timing control is managed via the CT pin: floating CT selects 10 ms delay; connection to VDD via 10 kΩ selects 200 ms delay; capacitor-to-ground enables user-programmable delay. The device asserts RESET low on OV/UV violation or MR assertion, with glitch immunity of 3.5 µs on SENSE and 25 ns on MR, and supports latched output mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 1.7 V to 5.5 V - supports direct monitoring of core logic rails including 1.8 V, 2.5 V, 3.3 V, and 5 V supplies |
| UV/OV threshold | Fixed 1.8 V window (VIT− = 1.728 V, VIT+ = 1.872 V) - enables precise supervision of 1.8 V I/O or core domains without external components |
| Threshold accuracy | ±0.7% over –40°C to +125°C - ensures reliable reset assertion across full automotive temperature range |
| Quiescent current | 7 µA max - minimizes standby power impact in always-on vehicle systems like ADAS sensors |
| Reset time delay | 10 ms (CT open) / 200 ms (CT to VDD) - provides configurable startup stabilization and fault hold-off timing |
| Output type | Open-drain active-low RESET with latching - allows wired-OR integration and ensures persistent reset until valid supply returns |
| ESD rating | HBM ±2000 V, CDM ±500 V - meets AEC-Q100 Grade 1 requirements for robustness in automotive PCB environments |
Pinout & Package
TPS3703A4180DSERQ1 uses the WSON-6 (DSE) package: 1.50 mm × 1.50 mm, 0.5 mm pitch, wettable flank, thermally enhanced bottom-exposed pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE | Monitor input | Direct connection point for the supply rail under supervision; internally referenced to precision bandgap; no external resistors required |
| 2 - VDD | Power supply | Bias input for internal circuitry; must exceed 1.7 V for functional operation; decoupling with 0.1 µF ceramic recommended |
| 3 - CT | Time delay control | Selects between 10 ms (floating) and 200 ms (10 kΩ pull-up to VDD); also accepts external capacitor for custom delay |
| 4 - RESET | Output | Active-low open-drain signal; requires external pull-up; asserts low during OV/UV fault or MR activation; latches until valid SENSE returns |
| 5 - GND | Ground reference | Primary return path for internal analog and digital blocks; connects to PCB ground plane for noise immunity |
| 6 - MR | Manual reset input | Logic-low assertion forces RESET low regardless of SENSE state; internally pulled up; compatible with 1.8 V/3.3 V logic |
Key Features
| Feature | Design Value |
|---|---|
| Integrated window supervisor | Eliminates external resistor divider - removes 0.5–1% accuracy degradation from resistor matching/tolerance and reduces PCB area by >1.2 mm² |
| Fixed 1.8 V threshold with ±4% window tolerance | Guarantees detection margin for 1.8 V supplies with ±72 mV hysteresis - prevents chatter near nominal rail during load transients |
| Dual fixed time delays (10 ms / 200 ms) | Enables fast response for transient faults or extended hold-off for slow-ramping supplies - no capacitor footprint or tuning required |
| RESET latching output mode | Maintains asserted state until SENSE re-enters valid window - ensures processor remains held through recovery, not just initial fault |
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation with HBM ±2000 V and CDM ±500 V - suitable for engine bay and ADAS ECU placement |
Applications
| ADAS Domain Controller Power Sequencing | Digital Cockpit SoC Supervision |
|---|---|
Use Scenario: Monitors 1.8 V I/O supply during cold-start and ignition cycles in centralized ADAS domain controllers. IC Role / Device Role / Timing Role: Window supervisor asserting RESET to hold MCU and GPU until stable 1.8 V rail is confirmed, with 10 ms delay to filter start-up ripple. Use Value: Prevents partial initialization and firmware corruption caused by marginal 1.8 V rail during battery voltage sag below 11 V. |
Use Scenario: Validates 1.8 V display interface supply in digital instrument clusters with high EMI exposure from CAN/LIN buses. IC Role / Device Role / Timing Role: Dual-threshold detector with ±4% window tolerance and 3.5 µs SENSE glitch immunity rejecting burst noise from nearby switching regulators. Use Value: Eliminates false resets triggered by 10–100 ns transients on display power rail - improves cluster uptime and driver trust. |
| HEV/EV Battery Management Interface | Automotive Infotainment Application Processor Reset |
Use Scenario: Supervises isolated 1.8 V communication rail between BMS microcontroller and CAN transceiver in high-voltage battery packs. IC Role / Device Role / Timing Role: Overvoltage/undervoltage monitor with latched RESET output ensuring transceiver remains disabled during rail fault until explicit recovery. Use Value: Enforces fail-safe isolation - prevents corrupted CAN messages due to unstable 1.8 V supply during cell balancing events. |
Use Scenario: Provides power-on reset and brownout detection for quad-core application processors in head-unit systems. IC Role / Device Role / Timing Role: Resets processor when 1.8 V core supply drops below 1.728 V or exceeds 1.872 V; MR pin enables software-initiated safe reboot. Use Value: Guarantees deterministic boot sequence and avoids undefined processor states during voltage sags from HVAC compressor engagement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3703A4180DSETQ1 | Tape-and-reel packaging (2500 pcs/reel) vs cut-tape (250 pcs/reel); identical electrical specs and pinout | Suitable for high-volume SMT production lines requiring reel-fed feeders | Select DSETQ1 for automated assembly; DSERQ1 for prototyping, small-batch builds, or evaluation |
| TLV809E18DBZRQ1 | Single-threshold (1.8 V UV only), no OV detection, no CT pin, no MR, ±1.5% accuracy over temp | Limited to basic undervoltage protection; cannot detect overvoltage faults or support manual reset sequencing | Only consider if system requires minimal UV-only reset with lowest possible cost and footprint - sacrifices fault coverage and flexibility |
Compared with TPS3703A4180DSERQ1, the DSETQ1 variant offers identical supervision performance but optimized logistics for volume manufacturing, while TLV809E18DBZRQ1 trades window detection, programmable timing, and manual reset capability for reduced complexity and cost in non-safety-critical UV-only use cases.
Availability
TPS3703A4180DSERQ1 is available at Aetrix Electronics and suitable for ADAS domain controllers, digital cockpit ECUs, and HEV/EV battery interface modules requiring stable component supply with automotive-grade reliability and traceable sourcing.
Supply support for TPS3703A4180DSERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with decades of automotive qualification expertise and broad portfolio of AEC-Q100-compliant devices.
The TPS3703-Q1 product line was designed specifically for functional-safety-aware automotive power monitoring - integrating precision window supervision, latch-mode reset, and diagnostic-ready features to simplify ISO 26262 ASIL-B system compliance.
FAQ
What is the exact undervoltage and overvoltage threshold for TPS3703A4180DSERQ1?
The TPS3703A4180DSERQ1 has a fixed 1.8 V window threshold with ±4% tolerance: VIT− (undervoltage) = 1.728 V and VIT+ (overvoltage) = 1.872 V, specified over –40°C to +125°C ambient temperature. These values are factory-trimmed and do not require external components. The TPS3703A4180DSERQ1 achieves ±0.7% total accuracy across temperature, making it suitable for tight-margin 1.8 V rail supervision in automotive ECUs.
How does the CT pin configure reset timing on TPS3703A4180DSERQ1?
The CT pin on TPS3703A4180DSERQ1 selects between two fixed delays: 10 ms when left floating, and 200 ms when pulled to VDD via a 10 kΩ resistor. It also supports user-programmable delay using an external capacitor from CT to GND - enabling precise timing adjustment without changing firmware or layout. The TPS3703A4180DSERQ1 re-evaluates CT configuration each time SENSE re-enters the valid window, ensuring dynamic adaptability.
Does TPS3703A4180DSERQ1 support manual reset, and how is it implemented?
Yes, TPS3703A4180DSERQ1 supports manual reset via the MR pin: driving MR below VMR_L (0.3 V typical) asserts RESET low immediately, independent of SENSE status. After MR is deasserted, RESET remains low for the full reset delay time (tD) before releasing - ensuring clean, synchronized recovery. The MR pin is internally pulled up, so it may be left floating when unused. This functionality is fully integrated into the TPS3703A4180DSERQ1 and requires no external circuitry.
What package type and dimensions does TPS3703A4180DSERQ1 use?
TPS3703A4180DSERQ1 uses the WSON-6 (DSE) package: 1.50 mm × 1.50 mm body, 0.5 mm pin pitch, with an exposed thermal pad on the bottom. It is RoHS-compliant, halogen-free, and qualified per AEC-Q100 Grade 1. The compact size and wettable flanks support automated optical inspection (AOI) and high-yield reflow in automotive PCB assembly - a key advantage of the TPS3703A4180DSERQ1 over larger SOIC or SOT-23 alternatives.
Is TPS3703A4180DSERQ1 qualified for functional safety applications?
Yes, TPS3703A4180DSERQ1 is functional safety-capable and documented to aid ISO 26262 ASIL-B system design. It includes features such as built-in glitch immunity (3.5 µs on SENSE), latched RESET output, high-accuracy thresholds, and AEC-Q100 Grade 1 qualification - all verified under automotive stress conditions. Texas Instruments provides FIT rate data, failure mode documentation, and safety manuals specifically for the TPS3703A4180DSERQ1 to support safety case development.
TPS3703A4180DSERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703A4180DSERQ1 FAQ
1.How can I place an order for TPS3703A4180DSERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703A4180DSERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703A4180DSERQ1 reliable?
The price and inventory of TPS3703A4180DSERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703A4180DSERQ1 is usually 5 days.
3.What payment methods are accepted for TPS3703A4180DSERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703A4180DSERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703A4180DSERQ1?
TPS3703A4180DSERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703A4180DSERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703A4180DSERQ1?
For technical support, including TPS3703A4180DSERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703A4180DSERQ1 requirements.
6.How does Aetrix verify that TPS3703A4180DSERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3703A4180DSERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703A4180DSERQ1 meets industry standards.
7.What is the process for return or replacement of TPS3703A4180DSERQ1?
All TPS3703A4180DSERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703A4180DSERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703A4180DSERQ1 part is unused and in its original packaging.
Return procedure for TPS3703A4180DSERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703A4180DSERQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

