Texas Instruments TPS3703A4330DSERQ1
- Part No.:
- TPS3703A4330DSERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703A4330DSERQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,462
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703A4330DSERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-grade overvoltage/undervoltage reset IC in a 6-pin WSON (DSE) package, featuring ±0.7% threshold accuracy across –40°C to +125°C, 7 µA max quiescent current, fixed 3.3 V window threshold with ±4% tolerance, and dual fixed time delay options (50 µs or 50 µs via CT pin configuration). It monitors critical power rails in ADAS domain controllers and digital cockpits.
For engineers reviewing the TPS3703A4330DSERQ1 datasheet, TPS3703A4330DSERQ1 pinout, TPS3703A4330DSERQ1 application, or TPS3703A4330DSERQ1 equivalent, this page delivers verified electrical specifications, validated pin functions, confirmed automotive qualification status, exact threshold and timing behavior per device variant, and real-world implementation guidance for safety-critical voltage supervision.
Technical Context
The TPS3703A4330DSERQ1 integrates two precision comparators with a trimmed internal resistor divider and reference to implement a fixed 3.3 V window supervisor-VIT+(OV) = 3.432 V and VIT–(UV) = 3.168 V (±4% tolerance)-with 0.55% typical hysteresis. Its CT pin supports only the D-variant fixed 50 µs delay (CT open or CT = VDD), not programmable capacitor-based timing.
This variant lacks user-adjustable thresholds and UV-only mode; it exclusively implements window detection. The SENSE and VDD pins are electrically isolated to support redundant monitoring, and RESET is an open-drain active-low output with 250 mV VOL at 5 mA, requiring external pull-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.7 V to 5.5 V - supports direct connection to low-voltage automotive rails including 1.8 V, 2.5 V, 3.3 V, and 5 V domains. |
| Window Threshold | 3.3 V nominal with ±4% tolerance - VIT+(OV) = 3.432 V, VIT–(UV) = 3.168 V - enables precise supervision of 3.3 V system supplies with narrow margin. |
| Threshold Accuracy | ±0.7% over –40°C to +125°C - ensures reliable trip points across full automotive temperature range without calibration. |
| Quiescent Current | 7 µA max - minimizes standby power draw in always-on vehicle subsystems such as ADAS sensors and infotainment wake logic. |
| Reset Delay | 50 µs (fixed, CT pin open or tied to VDD) - provides ultra-fast fault response for transient overvoltage events in high-speed processors. |
| Output Type | Open-drain active-low RESET - allows wired-OR connection with other supervisors and interface flexibility across logic voltage domains. |
| ESD Rating | HBM ±2000 V, CDM ±500 V - meets AEC-Q100 stress requirements for robustness in automotive assembly and field operation. |
Pinout & Package
TPS3703A4330DSERQ1 uses the WSON-6 (DSE) package: 1.50 mm × 1.50 mm, 0.5 mm pitch, wettable flank, thermally enhanced bottom paddle.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE | Monitor input | Direct connection point for the 3.3 V rail under supervision; internally compared against 3.168 V (UV) and 3.432 V (OV) thresholds. |
| 2 - VDD | Power supply input | Independent 1.7–5.5 V bias rail; powers internal circuitry and enables UVLO (1.7 V) protection - separate from SENSE for redundancy. |
| 3 - CT | Time delay control | Configures fixed 50 µs delay when left floating or pulled to VDD; no capacitor programming supported in this D-variant. |
| 4 - RESET | Active-low output | Open-drain output asserted low during OV/UV fault or MR assertion; requires external pull-up to logic-compatible voltage (e.g., 3.3 V). |
| 5 - GND | Ground reference | Primary return path for internal circuitry and RESET sink current; must be low-impedance for noise immunity. |
| 6 - MR | Manual reset input | Logic-low pulse (≤0.3 V) forces immediate RESET assertion; internally pulled up to VDD, so floating = deasserted. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation with HBM ±2000 V and CDM ±500 V ESD ratings - suitable for under-hood and cockpit ECUs. |
| Fixed 3.3 V window with ±4% tolerance | Eliminates external resistor network, reducing BOM count and eliminating resistor tolerance stack-up errors in safety-critical monitoring paths. |
| 50 µs fixed reset delay | Enables rapid fault containment for fast transients (e.g., load dump coupling into 3.3 V domain), avoiding unnecessary processor resets. |
| Independent SENSE and VDD pins | Supports dual-rail monitoring architecture - e.g., VDD powered from 5 V while SENSE supervises isolated 3.3 V domain - meeting ASIL-B redundancy requirements. |
| Internal glitch immunity | 3.5 µs minimum pulse rejection on SENSE (5% overdrive) prevents false trips from EMI or switching noise in automotive harness environments. |
Applications
| ADAS Domain Controller Power Supervision | Digital Cockpit SoC Reset Management |
|---|---|
Use Scenario: Monitors the 3.3 V I/O supply feeding high-performance vision processors and CAN/FlexRay interface ICs in centralized ADAS domain controllers. IC Role / Device Role / Timing Role: Window supervisor asserting RESET within 50 µs of 3.3 V excursion beyond 3.168–3.432 V bounds, ensuring deterministic fault containment before processor lockup. Use Value: Prevents corrupted sensor fusion data and unsafe actuator commands by enforcing strict voltage compliance before boot or during runtime. |
Use Scenario: Supervises the 3.3 V auxiliary rail powering display interface bridges, audio codecs, and touch controller peripherals in digital instrument clusters. IC Role / Device Role / Timing Role: Active-low open-drain RESET output synchronized to 3.3 V rail stability, latching until voltage returns to valid window and 50 µs delay expires. Use Value: Eliminates display flicker and audio artifacts caused by marginal 3.3 V operation, improving perceived system reliability in driver-facing HMI. |
| Automotive Infotainment Head Unit Core Logic | HEV/EV Battery Management Subsystem |
Use Scenario: Guards the 3.3 V core logic supply of infotainment head units containing ARM Cortex-A application processors and GPU accelerators. IC Role / Device Role / Timing Role: Dual-threshold comparator with internal reference and hysteresis - detects both overvoltage (e.g., regulator overshoot) and undervoltage (e.g., brownout) on same rail. Use Value: Avoids silent data corruption in NAND flash and DDR memory interfaces by triggering hard reset before voltage excursions cause bit errors. |
Use Scenario: Supervises isolated 3.3 V supply for microcontrollers and isolated gate drivers in battery disconnect units and contactor control modules. IC Role / Device Role / Timing Role: Redundant monitoring via separate SENSE/VDD pins - enables independent power path validation required for ASIL-D functional safety decomposition. Use Value: Supports ISO 26262 FMEDA by providing fail-safe voltage supervision with known diagnostic coverage for BMS safety mechanisms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage/undervoltage supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3703A4330DSER | Same electrical specs and pinout, but non-automotive grade (no AEC-Q100 qualification); lower ESD ratings (HBM ±2000 V, CDM ±500 V not validated). | Approved for industrial or consumer use only; unsuitable for production automotive ECUs requiring AEC-Q100 documentation and traceability. | Select only for prototyping or non-safety-critical test fixtures where automotive qualification is not mandated. |
| TLV809E33DBVRQ1 | Single-threshold (3.3 V UV only) supervisor; no overvoltage detection, no CT pin, no manual reset; 1.6 µA IQ; SOT-23-3 package. | Lacks window supervision capability and fault discrimination - cannot detect overvoltage faults that may damage downstream 3.3 V logic. | Use only when cost and board space are primary constraints and overvoltage risk is mitigated elsewhere in the system design. |
Compared with TPS3703A4330DSERQ1, the TPS3703A4330DSER lacks automotive qualification evidence and lifecycle support, while TLV809E33DBVRQ1 sacrifices overvoltage detection and programmable timing - making neither a drop-in replacement for safety-critical 3.3 V window supervision in ADAS or digital cockpit systems.
Availability
TPS3703A4330DSERQ1 is available at Aetrix Electronics and suitable for automotive ADAS domain controllers, digital cockpit systems, and HEV/EV battery management subsystems requiring stable component supply with full AEC-Q100 traceability and long-term lifecycle assurance.
Supply support for TPS3703A4330DSERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive electronics, with decades of experience delivering AEC-Q100-qualified components for safety-critical vehicle systems.
The TPS3703-Q1 product line was designed specifically for automotive voltage supervision in ASIL-B and ASIL-C domains, integrating precision window detection, functional safety documentation, and redundant pin architecture to meet ISO 26262 requirements.
FAQ
What is the exact overvoltage and undervoltage threshold for TPS3703A4330DSERQ1?
The TPS3703A4330DSERQ1 has a fixed 3.3 V window threshold with ±4% tolerance: VIT+(OV) = 3.432 V and VIT–(UV) = 3.168 V, specified over –40°C to +125°C ambient temperature. These values are factory-trimmed and do not require external resistors - the "A4330" in the part number explicitly denotes this 3.3 V ±4% window configuration.
Does TPS3703A4330DSERQ1 support programmable reset delay using an external capacitor?
No, TPS3703A4330DSERQ1 does not support capacitor-programmable delay. As a "D"-variant device, it implements only the fixed 50 µs reset delay - selectable by leaving the CT pin floating or connecting it to VDD. Capacitor-based timing is reserved for variants A, B, and C; the D-variant's CT pin has no capacitor interface function.
Can TPS3703A4330DSERQ1 monitor a 3.3 V rail while being powered from a different supply voltage?
Yes, TPS3703A4330DSERQ1 supports independent SENSE and VDD rails. You may power VDD from 5 V (within 1.7–5.5 V range) while monitoring a separate 3.3 V supply on the SENSE pin - enabling true redundancy and meeting ASIL-B architectural requirements for fault-tolerant voltage supervision.
What is the maximum sink current capability of the RESET output on TPS3703A4330DSERQ1?
The RESET output of TPS3703A4330DSERQ1 is an open-drain structure rated for ±40 mA absolute maximum sink current. Under normal operation, it delivers ≤250 mV VOL at 5 mA sink (VDD = 5 V), supporting direct interface with 3.3 V or 5 V logic families when paired with an appropriate pull-up resistor (e.g., 10 kΩ to 3.3 V).
Is TPS3703A4330DSERQ1 qualified for functional safety applications?
Yes, TPS3703A4330DSERQ1 is functional safety-capable with documentation available to aid ISO 26262 system-level design. It includes AEC-Q100 Grade 1 qualification, built-in glitch immunity, hysteresis, and latched RESET output - features aligned with ASIL-B diagnostic coverage requirements for power supervision in automotive ECUs.
TPS3703A4330DSERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703A4330DSERQ1 FAQ
1.How can I place an order for TPS3703A4330DSERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703A4330DSERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703A4330DSERQ1 reliable?
The price and inventory of TPS3703A4330DSERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703A4330DSERQ1 is usually 5 days.
3.What payment methods are accepted for TPS3703A4330DSERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703A4330DSERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703A4330DSERQ1?
TPS3703A4330DSERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703A4330DSERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703A4330DSERQ1?
For technical support, including TPS3703A4330DSERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703A4330DSERQ1 requirements.
6.How does Aetrix verify that TPS3703A4330DSERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3703A4330DSERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703A4330DSERQ1 meets industry standards.
7.What is the process for return or replacement of TPS3703A4330DSERQ1?
All TPS3703A4330DSERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703A4330DSERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703A4330DSERQ1 part is unused and in its original packaging.
Return procedure for TPS3703A4330DSERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703A4330DSERQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

