My Inquiry
My Account
Texas Instruments TPS3703A5090DSERQ1
- Part No.:
- TPS3703A5090DSERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703A5090DSERQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:
- Shipping:
Inventory:2,657
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703A5090DSERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-grade overvoltage/undervoltage reset IC in a 6-pin WSON (DSE) package, featuring ±0.7% threshold accuracy across –40°C to +125°C, fixed 500 mV UV and 900 mV OV thresholds, and dual-mode time delay (10 ms / 200 ms via CT pin configuration). It monitors low-voltage rails in ADAS domain controllers and digital cockpit power domains.
For engineers reviewing the TPS3703A5090DSERQ1 datasheet, TPS3703A5090DSERQ1 pinout, TPS3703A5090DSERQ1 application, or TPS3703A5090DSERQ1 equivalent, this page delivers verified functional safety–capable voltage supervision parameters, validated CT-pin programmable timing behavior, confirmed 7 µA max quiescent current, and precise window tolerance (±5%) for automotive system-level reset integrity.
Technical Context
The TPS3703A5090DSERQ1 integrates two precision comparators with a trimmed internal resistor divider and reference, eliminating external components for threshold setting. Its dual-threshold architecture supports simultaneous OV and UV detection with 0.55% typical hysteresis and built-in glitch immunity (3.5 µs at 5% overdrive).
Reset assertion is latched and open-drain active-low, with timing controlled by CT pin state: floating → 10 ms delay, connected to VDD via 10 kΩ → 200 ms delay. Manual reset (MR) input enables system-initiated resets with 1 µs minimum pulse width and internal 100 kΩ pull-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| UV/OV Thresholds | 500 mV undervoltage, 900 mV overvoltage - fixed window with ±5% tolerance, enabling precise rail monitoring for 0.8 V–1.2 V core supplies |
| Threshold Accuracy | ±0.7% over –40°C to +125°C - ensures reliable reset assertion without derating in automotive under-hood environments |
| Quiescent Current | 7 µA maximum - supports always-on monitoring in battery-backed ADAS modules with minimal standby drain |
| Reset Time Delay | 10 ms (CT open) or 200 ms (CT = VDD) - factory-programmed dual options eliminate external timing components |
| Supply Voltage Range | 1.7 V to 5.5 V - compatible with 3.3 V and 5 V system rails while supporting low-voltage microcontroller interfaces |
| ESD Rating | HBM ±2000 V, CDM ±500 V - meets AEC-Q100 Grade 1 requirements for robustness in automotive assembly and operation |
| Output Type | Open-drain active-low RESET - allows wired-OR configuration with other supervisors and flexible pull-up to any logic rail ≤5.5 V |
Pinout & Package
Package: 6-pin WSON (DSE), 1.50 mm × 1.50 mm body size, 0.5 mm pitch, wettable flank - optimized for automated optical inspection and high-density automotive PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE | Monitored supply input | Direct connection to target rail (e.g., VCORE); no external resistors needed - internal precision divider sets 500 mV/900 mV window |
| 2 - VDD | Device supply input | Power source for supervisor circuitry; requires local 0.1 µF ceramic decoupling; UVLO triggers at 1.7 V |
| 3 - CT | Capacitor time delay control | Selects fixed 10 ms (open) or 200 ms (10 kΩ to VDD); not used for capacitor programming in this variant |
| 4 - RESET | Active-low reset output | Open-drain output latches during fault; requires external pull-up; drives processor reset or LDO enable with <250 mV VOL @ 5 mA |
| 5 - GND | Ground reference | Common return path for VDD, SENSE, and RESET; must be low-impedance connection to minimize noise coupling |
| 6 - MR | Manual reset input | Pull low (<0.3 V) to force reset; internally pulled up to VDD (100 kΩ); ignored during active OV/UV fault condition |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation with HBM ±2kV and CDM ±500V - certified for front-radar and domain controller deployment |
| Integrated window threshold | Fixed 500 mV UV / 900 mV OV thresholds with ±5% tolerance - eliminates resistor matching errors and reduces BOM count by two precision resistors |
| Latched RESET output | Asserts and holds low until SENSE returns within window and delay expires - prevents spurious release during transient recovery |
| Internal glitch immunity | 3.5 µs rejection window for both OV and UV events at 5% overdrive - suppresses EMI-induced false resets in noisy vehicle electrical systems |
| Functional safety documentation | TI-provided FIT rate, failure mode analysis, and diagnostic coverage data - accelerates ISO 26262 ASIL-B system-level safety case development |
Applications
| ADAS Domain Controller Power Monitoring | Digital Cockpit SoC Supply Supervision |
|---|---|
Use Scenario: Monitors 0.85 V core rail of Jacinto™ or DRIVE™ SoC in autonomous driving domain controller. IC Role / Device Role / Timing Role: Dual-threshold supervisor asserting latched RESET on UV (below 500 mV) or OV (above 900 mV) to halt processor execution before logic corruption. Use Value: ±0.7% threshold accuracy ensures reset occurs precisely within SoC's 0.82–0.88 V valid operating window, preventing premature or delayed shutdown. |
Use Scenario: Guards 1.1 V GPU supply in infotainment head unit with real-time thermal throttling feedback. IC Role / Device Role / Timing Role: OV/UV detector triggering hardware reset when GPU rail exceeds 900 mV (overvoltage) or drops below 500 mV (brownout). Use Value: 10 ms fixed delay (CT open) provides sufficient margin for transient suppression while avoiding nuisance resets during load-step transients. |
| HEV/EV Battery Management Interface | Automotive Camera Module Reset Control |
Use Scenario: Supervises isolated 3.3 V interface rail between BMS MCU and CAN transceiver in hybrid powertrain. IC Role / Device Role / Timing Role: Resets communication interface on rail deviation to prevent CAN bus lockup or corrupted telemetry packets. Use Value: Open-drain RESET output enables direct wired-OR with other supervisors on shared reset line - simplifies multi-rail coordination without logic gates. |
Use Scenario: Ensures clean startup of 1.8 V image sensor supply in rear-view camera module after ignition cycle. IC Role / Device Role / Timing Role: Generates 200 ms reset pulse (CT = VDD) to hold sensor in reset until power stabilizes post-ignition. Use Value: Internal 100 kΩ MR pull-up allows unconnected MR pin - eliminates external biasing component and saves board space in compact camera PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3703A5090DSER | Non-automotive grade (no AEC-Q100 qualification); identical electrical specs and pinout | Not suitable for production automotive ECUs; acceptable for lab validation or non-safety-critical prototypes | Select only if AEC-Q100 compliance is not required and cost sensitivity outweighs functional safety needs |
| TLV809E50DBVRQ1 | Single-threshold (5.0 V UV only), no OV detection; 200 ms fixed delay; ±2% accuracy over temperature | Limited to simple brownout protection; cannot detect overvoltage faults in buck converter outputs or LDOs | Choose only for cost-constrained, single-fault-monitoring use cases where OV detection is unnecessary |
Compared with TPS3703A5090DSERQ1, the TPS3703A5090DSER lacks AEC-Q100 certification and functional safety documentation, while TLV809E50DBVRQ1 sacrifices window supervision capability and threshold precision - making the original part uniquely suited for ASIL-B-compliant dual-fault detection in automotive domain controllers.
Availability
TPS3703A5090DSERQ1 is available at Aetrix Electronics and suitable for advanced driver assistance systems (ADAS), digital cockpit electronics, and HEV/EV battery management interfaces requiring stable component supply with full automotive qualification traceability.
Supply support for TPS3703A5090DSERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 50 years of automotive IC design expertise and broad AEC-Q100-qualified portfolio.
The TPS3703-Q1 product line was engineered specifically for functional safety–critical automotive voltage monitoring, targeting ASIL-B system integration in ADAS, infotainment, and electrification subsystems.
FAQ
What is the exact overvoltage and undervoltage threshold configuration for TPS3703A5090DSERQ1?
The TPS3703A5090DSERQ1 has fixed thresholds of 500 mV for undervoltage detection and 900 mV for overvoltage detection, with ±5% window tolerance. These values are factory-trimmed and do not require external resistors - the '5090' in the part number directly encodes 0.50 V UV and 0.90 V OV thresholds per TI's nomenclature.
How does the CT pin function in TPS3703A5090DSERQ1, and what time delays are available?
In TPS3703A5090DSERQ1, the CT pin selects between two factory-programmed reset delays: floating (open) configures 10 ms, while connecting CT to VDD via 10 kΩ resistor configures 200 ms. Capacitor-based programming is disabled in this variant - the 'A' suffix denotes fixed-delay option A per TI's device nomenclature.
Is TPS3703A5090DSERQ1 qualified for automotive safety applications, and what documentation supports this?
Yes, TPS3703A5090DSERQ1 is AEC-Q100 Grade 1 qualified (–40°C to +125°C) and functional safety–capable. Texas Instruments provides dedicated functional safety documentation including FIT rate, failure mode effects analysis (FMEA), and diagnostic coverage reports to support ISO 26262 ASIL-B system integration.
What is the maximum supply current consumption of TPS3703A5090DSERQ1 across temperature and voltage?
The TPS3703A5090DSERQ1 draws a maximum of 7 µA over the full operating range (1.7 V to 5.5 V, –40°C to +125°C), with typical consumption of 4.5 µA at 25°C and 3.3 V. This ultra-low quiescent current enables continuous monitoring in always-on automotive subsystems without compromising battery runtime.
Can the MR pin of TPS3703A5090DSERQ1 be left unconnected, and what is its default state?
Yes, the MR pin of TPS3703A5090DSERQ1 can be left floating - it features an internal 100 kΩ pull-up to VDD, ensuring automatic deassertion when not actively driven. Driving MR below 0.3 V (VMR_L) asserts RESET; the pin ignores pulses shorter than 1 µs due to built-in 25 ns glitch immunity.
TPS3703A5090DSERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 0.9V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703A5090DSERQ1 FAQ
1.How can I place an order for TPS3703A5090DSERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703A5090DSERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703A5090DSERQ1 reliable?
The price and inventory of TPS3703A5090DSERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703A5090DSERQ1 is usually 5 days.
3.What payment methods are accepted for TPS3703A5090DSERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703A5090DSERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703A5090DSERQ1?
TPS3703A5090DSERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703A5090DSERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703A5090DSERQ1?
For technical support, including TPS3703A5090DSERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703A5090DSERQ1 requirements.
6.How does Aetrix verify that TPS3703A5090DSERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3703A5090DSERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703A5090DSERQ1 meets industry standards.
7.What is the process for return or replacement of TPS3703A5090DSERQ1?
All TPS3703A5090DSERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703A5090DSERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703A5090DSERQ1 part is unused and in its original packaging.
Return procedure for TPS3703A5090DSERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703A5090DSERQ1 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
