Texas Instruments TPS3703A5330DSER
- Part No.:
- TPS3703A5330DSER
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703A5330DSER.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:1,425
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703A5330DSER from Texas Instruments is a high-accuracy window voltage supervisor IC with integrated overvoltage (OV) and undervoltage (UV) detection, ±0.7% threshold accuracy over –40°C to +125°C, 7 µA max quiescent current, and fixed 10 ms / 200 ms reset time delay selection via CT pin configuration. It monitors low-voltage rails (1.7 V–5.5 V) in safety-critical power sequencing for industrial processors and DC-DC regulators.
For engineers reviewing the TPS3703A5330DSER datasheet, TPS3703A5330DSER pinout, TPS3703A5330DSER application, or TPS3703A5330DSER equivalent, key selection criteria include its 3.3 V nominal UV/OV window threshold, WSON-6 (1.5 mm × 1.5 mm) package, open-drain active-low RESET output with latch mode, and factory-programmed ±5% window tolerance - critical for narrow-margin supply monitoring in motor drives and data center power systems.
Technical Context
The TPS3703A5330DSER implements dual precision comparators with an internal trimmed resistor divider and reference, eliminating external resistors and enabling ±0.7% total threshold accuracy across temperature. Its CT pin supports two factory-set delays (10 ms when floating, 200 ms when tied to VDD) plus capacitor-programmable timing.
It features separate SENSE and VDD pins for supply redundancy, internal glitch immunity (3.5 µs at 5% overdrive), and hysteresis (0.3–0.8% of threshold) to prevent false resets during rail transitions. The RESET output latches low until both SENSE re-enters the valid window and the full delay tD expires after MR deassertion or voltage recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.7 V to 5.5 V - supports direct connection to core logic rails including 1.8 V, 3.3 V, and 5 V systems without level shifting. |
| UV/OV Threshold | 3.3 V nominal window (VIT− = 3.135 V, VIT+ = 3.465 V) with ±5% tolerance - matches standard 3.3 V supply tolerance bands for reliable fault detection. |
| Threshold Accuracy | ±0.7% over –40°C to +125°C - enables tight margin monitoring without derating for resistor drift or reference error. |
| Quiescent Current | 7 µA max - minimizes standby power impact in always-on industrial control and grid infrastructure applications. |
| Reset Delay Options | 10 ms (CT floating) or 200 ms (CT tied to VDD) - provides deterministic, resistor-free timing for processor boot sequencing or regulator soft-start coordination. |
| Output Type | Open-drain active-low RESET with latching behavior - allows wired-OR with other supervisors and interfaces directly to MCU reset inputs or LDO enable pins. |
| Hysteresis | 0.3%–0.8% of threshold - suppresses noise-induced toggling during slow-ramping or noisy supply conditions. |
Pinout & Package
TPS3703A5330DSER is housed in a 6-pin WSON package (1.50 mm × 1.50 mm, 0.5 mm pitch) with wettable flanks, optimized for space-constrained industrial PCBs and automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SENSE | Monitor input | Direct connection point for the voltage rail under supervision; internally referenced to precision bandgap - no external divider required. |
| 2: VDD | Power supply | Independent bias rail (1.7–5.5 V); decoupling with 0.1 µF ceramic recommended - enables redundancy vs. SENSE for high-reliability systems. |
| 3: CT | Time delay control | Selects between 10 ms (open) or 200 ms (tied to VDD) delay modes; also accepts external capacitor for programmable timing - eliminates need for RC timing components. |
| 4: RESET | Active-low output | Open-drain output that latches low during OV/UV events; requires external pull-up - compatible with 1.8 V, 3.3 V, or 5 V logic domains. |
| 5: GND | Ground reference | Analog and digital ground common node - must be low-impedance connection to minimize noise coupling into threshold comparators. |
| 6: MR | Manual reset input | Logic-low assertion forces RESET low regardless of SENSE state; internal 100 kΩ pull-up allows floating when unused - supports system-level hard reset and power sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| No external resistor network | Internal precision resistor divider and reference eliminate BOM cost, layout area, and accuracy degradation from external component tolerances. |
| Factory-programmed window tolerance | ±5% UV/OV window (encoded as "5" in part number suffix) - ensures consistent trip margins without calibration or trimming in production. |
| Dual independent supply pins | Separate SENSE and VDD pins allow monitoring one rail while powering from another - meets IEC 61508 functional safety requirements for redundancy. |
| Glitch-immune comparators | 3.5 µs minimum pulse rejection on SENSE and MR pins - prevents spurious resets from ESD transients or switching noise in motor drive environments. |
| Latching RESET output | Output remains asserted until SENSE returns within window AND full delay tD expires - guarantees clean processor restart after brownout recovery. |
Applications
| Industrial Motor Drives | Data Center Power Rails |
|---|---|
|
Use Scenario: Monitoring 3.3 V auxiliary supply feeding FPGA configuration circuitry and gate drivers in servo inverters. IC Role / Device Role / Timing Role: Window supervisor asserting RESET during undervoltage (e.g., due to bus transient) or overvoltage (e.g., regenerative energy spike), with 10 ms delay ensuring stable recovery before re-enabling PWM. Use Value: Prevents partial FPGA configuration and gate driver misfiring by enforcing strict 3.3 V rail integrity - directly enabled by ±5% factory-set window and ±0.7% accuracy. |
Use Scenario: Supervising 3.3 V management rail for BMC and PMBus controllers in 1U server PSUs. IC Role / Device Role / Timing Role: Detecting out-of-tolerance conditions on the 3.3 V rail and holding system reset until full 200 ms delay expires after recovery - coordinated with PSU telemetry and firmware watchdogs. Use Value: Eliminates need for external timing capacitors and resistor dividers, reducing bill-of-materials and improving long-term stability in thermally cycled server environments. |
| Factory Automation PLCs | Grid Infrastructure RTUs |
|
Use Scenario: Monitoring 3.3 V I/O expander supply in modular PLC backplanes subject to EMI from nearby contactors and VFDs. IC Role / Device Role / Timing Role: Providing robust OV/UV detection with built-in hysteresis and 3.5 µs glitch immunity on SENSE pin - rejecting fast transients without false triggering. Use Value: Ensures deterministic reset behavior in electrically noisy industrial settings, where ±0.7% accuracy prevents premature shutdown during nominal rail fluctuations. |
Use Scenario: Supervising 3.3 V microcontroller supply in remote terminal units deployed in outdoor substations with wide ambient temperature swings (–40°C to +85°C). IC Role / Device Role / Timing Role: Delivering stable 3.3 V window monitoring across full industrial temperature range using internal reference and trimmed resistors - no external calibration needed. Use Value: Guarantees reliable power-on reset and brownout protection over lifetime without drift, meeting IEC 61000-4-5 surge immunity design requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3703A5330DSER | 3.3 V ±5% window, 10 ms / 200 ms CT-selectable delay, WSON-6 | Targeted for compact, high-accuracy 3.3 V rail monitoring with minimal external components | Preferred for new designs requiring guaranteed ±0.7% accuracy and factory-set tolerance without tuning. |
| TPS389001DSER | 3.3 V ±2% window, 200 ms fixed delay, same WSON-6 package | Higher threshold precision but no CT-programmable option; lacks manual reset (MR) pin | Choose when tighter ±2% window is mandatory and MR functionality is unnecessary - e.g., simple power-good signaling. |
Compared with TPS3703A5330DSER, the TPS389001DSER offers superior ±2% window accuracy but sacrifices manual reset capability and CT-based delay flexibility; the TPS3703A5330DSER provides broader system integration value through MR support, dual delay modes, and ±5% tolerance aligned with standard 3.3 V supply specs.
Availability
TPS3703A5330DSER is available at Aetrix Electronics and suitable for industrial motor drives, data center power management, and grid infrastructure applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for TPS3703A5330DSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 90 years of innovation in power management, signal chain, and real-time control ICs.
The TPS3703 family is designed for high-reliability voltage monitoring in industrial, automotive, and enterprise systems - emphasizing accuracy, small footprint, and resistorless configuration to simplify safety-compliant power sequencing.
FAQ
What is the exact UV and OV threshold voltage for TPS3703A5330DSER?
The TPS3703A5330DSER has a nominal 3.3 V window threshold with ±5% tolerance: undervoltage threshold (VIT−) is 3.135 V and overvoltage threshold (VIT+) is 3.465 V, specified with ±0.7% accuracy over –40°C to +125°C. These values are factory-trimmed and do not require external resistor calibration - confirmed in TI's SBVS249B datasheet Section 7.5.
How does the CT pin configure reset delay on TPS3703A5330DSER?
On TPS3703A5330DSER, the CT pin selects between two fixed delays: 10 ms when left floating (open), and 200 ms when tied to VDD via a 10 kΩ pull-up resistor. The device automatically detects CT pin state each time SENSE re-enters the valid window - no software or external timing components are needed for either mode.
Does TPS3703A5330DSER support manual reset, and how is it implemented?
Yes, TPS3703A5330DSER supports manual reset via the MR pin: driving MR below 0.3 V (VMR_L) asserts RESET low immediately, and RESET remains latched low until MR rises above 1.4 V (VMR_H) and SENSE re-enters the valid window for the full delay tD (10 ms or 200 ms). MR has an internal 100 kΩ pull-up, so it may be left floating if unused.
What package type and dimensions does TPS3703A5330DSER use?
TPS3703A5330DSER uses the DSE package - a 6-pin WSON variant measuring 1.50 mm × 1.50 mm with 0.5 mm pitch and wettable flanks. This ultra-compact, leadless package supports automated optical inspection and high-density PCB layouts typical in industrial and enterprise equipment - documented in TI's SBVS249B Mechanical Information section.
Can TPS3703A5330DSER monitor a different voltage rail than its own supply?
Yes, TPS3703A5330DSER supports independent SENSE and VDD pins: SENSE monitors the target rail (e.g., 3.3 V), while VDD can be powered from a separate, more stable supply (e.g., 5 V or dedicated LDO output). This separation enables redundancy and meets functional safety requirements for critical systems - explicitly described in Section 8.3.2 of the datasheet.
TPS3703A5330DSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703A5330DSER FAQ
1.How can I place an order for TPS3703A5330DSER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703A5330DSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703A5330DSER reliable?
The price and inventory of TPS3703A5330DSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703A5330DSER is usually 5 days.
3.What payment methods are accepted for TPS3703A5330DSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703A5330DSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703A5330DSER?
TPS3703A5330DSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703A5330DSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703A5330DSER?
For technical support, including TPS3703A5330DSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703A5330DSER requirements.
6.How does Aetrix verify that TPS3703A5330DSER is sourced from the original manufacturer or authorized distributors?
All TPS3703A5330DSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703A5330DSER meets industry standards.
7.What is the process for return or replacement of TPS3703A5330DSER?
All TPS3703A5330DSER units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703A5330DSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703A5330DSER part is unused and in its original packaging.
Return procedure for TPS3703A5330DSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703A5330DSER Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

