My Inquiry
My Account
Texas Instruments TPS3703A7110DSERQ1
- Part No.:
- TPS3703A7110DSERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703A7110DSERQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:
- Shipping:
Inventory:7,843
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703A7110DSERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-grade overvoltage/undervoltage reset IC in a 6-pin WSON (DSE) package, featuring ±0.7% threshold accuracy across –40°C to +125°C, 7 µA max quiescent current, fixed 1.1 V UV/OV window threshold with ±7% tolerance, and 10 ms / 200 ms dual fixed time delay selection via CT pin configuration. It monitors critical power rails in ADAS domain controllers and digital cockpits.
For engineers reviewing the TPS3703A7110DSERQ1 datasheet, TPS3703A7110DSERQ1 pinout, TPS3703A7110DSERQ1 application, or TPS3703A7110DSERQ1 equivalent, this page delivers verified functional safety–capable voltage supervision parameters, validated CT-pin time-delay behavior, confirmed SENSE/VDD separation for redundancy, and exact AEC-Q100 Grade 1 thermal and ESD specifications - all mapped to the precise DSE-package variant.
Technical Context
The TPS3703A7110DSERQ1 integrates two precision comparators with a trimmed internal resistor divider and reference, eliminating external resistors for UV/OV threshold setting. Its dual fixed time delays (10 ms when CT open, 200 ms when CT tied to VDD) are selected by CT pin state without external components.
It implements latched RESET output with open-drain active-low signaling, supports manual reset via MR pin with 1 µs minimum pulse width, and provides built-in glitch immunity (3.5 µs at 5% overdrive) on SENSE and 25 ns on MR - all operating within 1.7 V to 5.5 V supply range and qualified for automotive temperature grade 1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.7 V to 5.5 V - enables direct monitoring of low-voltage rails including 1.8 V, 2.5 V, and 3.3 V domains without level shifting. |
| UV/OV Threshold | Fixed 1.1 V window (VIT− = 1.023 V, VIT+ = 1.177 V) with ±7% tolerance - matches 1.1 V core rail monitoring with guaranteed margin against ripple-induced false trips. |
| Threshold Accuracy | ±0.7% over –40°C to +125°C - ensures reliable reset assertion across full automotive ambient range without calibration. |
| Quiescent Current | 7 µA maximum - minimizes standby power impact in always-on ADAS modules and battery-backed systems. |
| Reset Time Delay | 10 ms (CT open) or 200 ms (CT tied to VDD) - provides selectable timing for processor initialization sequencing or regulator soft-start coordination. |
| Hysteresis | 0.55% of threshold (≈6.1 mV at 1.1 V) - prevents oscillation during slow-rising/falling supply transitions near trip points. |
| ESD Rating | HBM ±2000 V, CDM ±500 V (corner pins) - meets AEC-Q100 stress requirements for robustness in automotive assembly and field operation. |
Pinout & Package
TPS3703A7110DSERQ1 uses a 6-pin WSON (DSE) package measuring 1.50 mm × 1.50 mm, optimized for space-constrained automotive PCB layouts and thermally efficient mounting on high-density ADAS boards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE | Monitored voltage input | Direct connection point for supply rail under supervision; supports redundancy when separate from VDD; internal comparator input with 1.5 µA max bias current. |
| 2 - VDD | Device supply input | Power source for internal circuitry; must remain ≥1.7 V for valid operation; UVLO triggers reset if falling below 1.7 V. |
| 3 - CT | Capacitor time delay control | Selects between 10 ms (open) and 200 ms (tied to VDD) fixed delays; also enables programmable delay with external capacitor to GND. |
| 4 - RESET | Open-drain active-low output | Latches low during fault; requires external pull-up; sinks up to 10 mA; VOL ≤ 250 mV at IOUT = 5 mA for clean logic-level signaling. |
| 5 - GND | Ground reference | Common return path for VDD, SENSE, CT, MR, and RESET; must be low-impedance for noise immunity and accurate threshold sensing. |
| 6 - MR | Manual reset input | Pull low (≤0.3 V) to force reset; internally pulled up to VDD (100 kΩ); immune to <1 µs glitches; deasserts after tD once SENSE re-enters window. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation with HBM ±2kV and CDM ±500V - ensures reliability in engine bay and infotainment environments. |
| Integrated resistor divider | Eliminates external threshold-setting resistors - reduces BOM count, improves accuracy, and removes resistor tolerance and drift dependencies. |
| RESET latching output mode | Maintains asserted state until SENSE returns within window and tD expires - prevents premature release during transient recovery. |
| Dual fixed time delay options | Hardware-selectable 10 ms / 200 ms delays via CT pin state - enables deterministic reset timing without capacitor placement or tolerance concerns. |
| Separate SENSE and VDD pins | Enables independent monitoring of different rails (e.g., VDD = 3.3 V, SENSE = 1.1 V core) - supports functional safety redundancy architectures. |
Applications
| ADAS Domain Controller Power Supervision | Digital Cockpit SoC Reset Management |
|---|---|
Use Scenario: Monitors 1.1 V core supply of high-performance ADAS domain controller SoC during cold cranking and load dump events. IC Role / Device Role / Timing Role: Overvoltage/undervoltage supervisor asserting latched RESET to halt SoC execution until rail stabilizes within ±7% window. Use Value: Prevents corrupted memory writes and logic faults during brown-out conditions using ±0.7% threshold accuracy and 3.5 µs glitch immunity. |
Use Scenario: Controls power-up sequencing of display processor and GPU subsystems in automotive digital instrument cluster. IC Role / Device Role / Timing Role: Generates 200 ms delayed RESET signal (CT tied to VDD) to coordinate multi-rail regulator enable timing. Use Value: Ensures stable 1.1 V core voltage before releasing GPU reset, avoiding boot failure due to insufficient core rail settling. |
| HEV/EV Battery Management Interface | Automotive Infotainment Audio Subsystem |
Use Scenario: Supervises isolated 3.3 V interface rail between BMS microcontroller and CAN transceiver in hybrid vehicle architecture. IC Role / Device Role / Timing Role: Dual-comparator window detector with SENSE/VDD separation providing redundant monitoring path per ISO 26262 ASIL-B requirements. Use Value: Achieves functional safety compliance via internal resistor trimming, latch-mode output, and documented FMEDA data for system-level analysis. |
Use Scenario: Resets audio DSP during ignition cycle transitions where 12 V battery dips to 6 V, causing 1.1 V LDO output sag. IC Role / Device Role / Timing Role: Undervoltage detection on 1.1 V rail with 10 ms delay (CT open) to filter short dips while ensuring timely recovery. Use Value: Maintains audio subsystem integrity with 7 µA quiescent current and ±0.7% accuracy - avoids audible pop/click artifacts from marginal resets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage/undervoltage supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3703A5110DSERQ1 | Same package and pinout; fixed 0.9 V UV/OV window (±7%) instead of 1.1 V - differs only in factory-trimmed threshold voltage. | Targeted for 0.9 V core rails (e.g., advanced LPDDR4 interfaces); not suitable for 1.1 V systems without redesign. | Select when supervising 0.9 V supplies; identical timing, accuracy, and functional safety documentation apply. |
| TLV809E29DBVRQ1 | Single-channel undervoltage-only reset IC; 2.9 V fixed threshold; no overvoltage detection; no CT-programmable delay; SOT-23-3 package. | Only monitors low-side faults; lacks window capability and manual reset; smaller footprint but no redundancy support. | Use for cost-sensitive, single-threshold applications where OV detection and SENSE/VDD separation are unnecessary. |
Compared with TPS3703A7110DSERQ1, TPS3703A5110DSERQ1 offers identical functionality at a different threshold voltage, while TLV809E29DBVRQ1 sacrifices window supervision, programmability, and redundancy for reduced size and cost - making it suitable only for simpler UV-only use cases.
Availability
TPS3703A7110DSERQ1 is available at Aetrix Electronics and suitable for ADAS domain controllers, digital cockpit SoCs, HEV/EV battery management interfaces, and automotive infotainment audio subsystems requiring stable component supply with AEC-Q100 compliance and functional safety documentation.
Supply support for TPS3703A7110DSERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of automotive qualification expertise and broad portfolio of AEC-Q100 devices.
The TPS3703-Q1 product line delivers highly accurate, integrated voltage supervisors for automotive safety-critical systems - designed specifically to replace discrete resistor-based reset circuits in ADAS, digital cockpit, and electrification applications.
FAQ
What is the exact UV/OV threshold voltage for TPS3703A7110DSERQ1?
The TPS3703A7110DSERQ1 has a fixed 1.1 V window threshold: undervoltage trip (VIT−) is 1.023 V and overvoltage trip (VIT+) is 1.177 V, corresponding to ±7% tolerance around 1.1 V nominal. This is factory-trimmed and specified across –40°C to +125°C with ±0.7% accuracy, confirmed in Section 7.5 of the SBVS344D datasheet.
How does the CT pin configure the reset time delay on TPS3703A7110DSERQ1?
On TPS3703A7110DSERQ1, the CT pin selects between two fixed delays: 10 ms when left floating (open), and 200 ms when tied to VDD through a 10 kΩ pull-up resistor. The device detects CT state automatically each time SENSE re-enters the valid window, with 450 µs evaluation time - no external capacitor required for these modes.
Is TPS3703A7110DSERQ1 qualified for automotive applications?
Yes, TPS3703A7110DSERQ1 is AEC-Q100 qualified for Grade 1 (–40°C to +125°C ambient), with HBM ±2000 V and CDM ±500 V ESD ratings. It includes functional safety documentation to support ISO 26262 ASIL-B system design, and is explicitly listed in TI's automotive product portfolio for ADAS and digital cockpit use.
Does TPS3703A7110DSERQ1 require external resistors to set its voltage thresholds?
No, TPS3703A7110DSERQ1 integrates precision-trimmed resistors and reference circuitry internally - no external resistors are needed to configure the 1.1 V UV/OV window. This eliminates resistor tolerance errors, reduces PCB area, improves long-term stability, and simplifies layout versus discrete supervisor solutions.
What is the quiescent current specification for TPS3703A7110DSERQ1?
The TPS3703A7110DSERQ1 has a maximum quiescent current of 7 µA across 1.7 V to 5.5 V supply and –40°C to +125°C temperature range, with typical value of 4.5 µA at 25°C. This ultra-low current enables use in always-on automotive modules without compromising battery drain budgets.
TPS3703A7110DSERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.1V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703A7110DSERQ1 FAQ
1.How can I place an order for TPS3703A7110DSERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703A7110DSERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703A7110DSERQ1 reliable?
The price and inventory of TPS3703A7110DSERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703A7110DSERQ1 is usually 5 days.
3.What payment methods are accepted for TPS3703A7110DSERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703A7110DSERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703A7110DSERQ1?
TPS3703A7110DSERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703A7110DSERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703A7110DSERQ1?
For technical support, including TPS3703A7110DSERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703A7110DSERQ1 requirements.
6.How does Aetrix verify that TPS3703A7110DSERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3703A7110DSERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703A7110DSERQ1 meets industry standards.
7.What is the process for return or replacement of TPS3703A7110DSERQ1?
All TPS3703A7110DSERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703A7110DSERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703A7110DSERQ1 part is unused and in its original packaging.
Return procedure for TPS3703A7110DSERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703A7110DSERQ1 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
