My Inquiry
My Account
Texas Instruments TPS3703A7125DSERQ1
- Part No.:
- TPS3703A7125DSERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703A7125DSERQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:
- Shipping:
Inventory:1,304
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703A7125DSERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-grade overvoltage and undervoltage reset IC in a 6-pin WSON (DSE) package. It monitors supply rails from 1.7 V to 5.5 V with ±0.7% threshold accuracy across –40°C to +125°C, fixed 1.25 V UV/1.3 V OV window thresholds, and 10 ms / 200 ms dual fixed time delay options - used for reliable power sequencing in ADAS domain controllers and digital cockpit processors.
For engineers reviewing the TPS3703A7125DSERQ1 datasheet, TPS3703A7125DSERQ1 pinout, TPS3703A7125DSERQ1 application, or TPS3703A7125DSERQ1 equivalent, this page delivers verified functional safety–capable voltage supervision specs, validated CT-pin time-delay behavior, confirmed open-drain RESET latching output mode, and exact AEC-Q100 Grade 1 thermal and ESD performance data per TI SBVS344D.
Technical Context
The TPS3703A7125DSERQ1 integrates dual precision comparators with internal trimmed resistor dividers and a stable voltage reference to implement a fixed 1.25 V undervoltage (VIT−) and 1.3 V overvoltage (VIT+) window detector. Its architecture eliminates external resistors, ensuring ±0.7% total threshold error over temperature without calibration overhead.
Reset assertion uses a latching open-drain output with programmable delay via the CT pin - configured for 10 ms (CT floating) or 200 ms (CT tied to VDD) by default, with capacitor-based adjustment down to 50 µs. Internal glitch immunity (3.5 µs for SENSE, 25 ns for MR) and 0.55% typical hysteresis prevent false triggers in noisy automotive environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 1.7 V to 5.5 V - supports direct monitoring of low-voltage MCU cores and I/O rails without level shifting |
| UV/OV Thresholds | 1.25 V UV / 1.3 V OV - fixed window with ±0.7% accuracy over –40°C to +125°C ensures robust margin compliance |
| Quiescent Current | 7 µA max - enables always-on supervision in battery-sensitive HEV/EV modules |
| Reset Delay Options | 10 ms (CT open) / 200 ms (CT to VDD) - factory-configured dual timing eliminates external timing components |
| Output Type | Open-drain active-low RESET with latching - interfaces directly with processor reset inputs and supports wired-OR fault aggregation |
| ESD Rating | HBM ±2000 V, CDM ±500 V - meets AEC-Q100 stress requirements for under-hood and infotainment placement |
| Operating Temp | –40°C to +125°C (Grade 1) - qualified for engine bay, ADAS sensor fusion, and central domain controller use |
Pinout & Package
TPS3703A7125DSERQ1 uses a 1.50 mm × 1.50 mm, 6-pin WSON (DSE) package with wettable flanks for automated optical inspection. Thermal resistance RθJA = 184.2°C/W enables operation at full rating without heatsinking in compact automotive PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SENSE | Monitor input | Direct connection point for supply rail under supervision; internally biased to detect 1.25 V UV / 1.3 V OV window |
| 2: VDD | Power supply | Input for 1.7–5.5 V bias; powers internal reference and comparators; requires local 0.1 µF ceramic decoupling |
| 3: CT | Time delay control | Selects between 10 ms (floating) or 200 ms (pulled to VDD) reset delay; supports external capacitor for fine-tuning |
| 4: RESET | Output signal | Active-low open-drain output; sinks current when UV/OV detected or MR asserted; requires external pull-up |
| 5: GND | Reference ground | System return path for all internal circuitry; must be connected to low-impedance PCB ground plane |
| 6: MR | Manual reset input | Logic-low active trigger (VMR_L ≤ 0.3 V); initiates reset independent of SENSE state; internally pulled up to VDD |
Key Features
| Feature | Design Value |
|---|---|
| Fixed window thresholds | 1.25 V UV / 1.3 V OV with ±0.7% accuracy over full automotive temperature range - eliminates resistor selection, layout, and tolerance errors |
| Integrated glitch immunity | 3.5 µs minimum pulse rejection on SENSE, 25 ns on MR - prevents false resets from EMI transients in ADAS radar or camera modules |
| Dual-mode time delay | Factory-set 10 ms / 200 ms options via CT pin state - removes need for external RC networks while retaining field-programmability |
| Latching RESET output | Asserts low until SENSE returns within window and delay expires - ensures processor remains held during brownout recovery |
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation with HBM ±2000 V and CDM ±500 V - certified for safety-critical vehicle domains |
Applications
| ADAS Domain Controller | Digital Cockpit Processor |
|---|---|
Use Scenario: Monitors 1.2 V core rail of high-performance SoC managing camera, radar, and lidar fusion. IC Role / Device Role / Timing Role: Window supervisor asserting latched RESET during UV/OV events to prevent corrupted sensor data or unsafe actuation commands. Use Value: ±0.7% threshold accuracy ensures detection within 8.75 mV of 1.25 V UV limit - critical for maintaining ASIL-B functional safety integrity. | Use Scenario: Supervises 1.3 V GPU and display subsystem supply in instrument cluster with real-time graphics rendering. IC Role / Device Role / Timing Role: Dual-delay reset generator (10 ms fast response / 200 ms hold) synchronizes power-up sequencing across heterogeneous IP blocks. Use Value: CT pin configuration enables precise delay matching to GPU boot ROM timing without adding passive components or layout area. |
| HEV/EV Battery Management Interface | Automotive Infotainment Head Unit |
Use Scenario: Guards isolated 3.3 V communication rail between BMS MCU and CAN FD gateway under high dv/dt conditions. IC Role / Device Role / Timing Role: Overvoltage protector detecting transient spikes >1.3 V on monitored rail; open-drain RESET ties to MCU's NMI input. Use Value: 3.5 µs SENSE glitch immunity rejects common-mode noise from nearby IGBT switching - avoids spurious shutdowns during regenerative braking. | Use Scenario: Ensures clean power-up of 1.25 V DDR memory interface in head unit SoC after cold start or ignition cycle. IC Role / Device Role / Timing Role: Undervoltage detector holding system in reset until 1.25 V rail stabilizes within ±0.7% tolerance post-POR. Use Value: Internal reference and trimmed divider deliver guaranteed 1.25 V trip point - no calibration required across production lots or temperature extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3703A5125DSERQ1 | Same package and architecture but 1.25 V UV / 1.25 V OV (50 mV window) instead of 1.25 V / 1.3 V | Suitable for tighter-margin rails where symmetric UV/OV detection is required | Select when identical UV/OV thresholds are needed; not drop-in due to different OV trip point |
| TLV809E25DBVRQ1 | Single-channel 2.5 V reset IC with 200 ms fixed delay; no overvoltage detection, no CT pin adjustability | Only provides undervoltage reset; lacks window supervision and manual reset latching | Use only for basic POR where OV monitoring is unnecessary and board space allows separate OV solution |
Compared with TPS3703A7125DSERQ1, the A5125 variant offers matched UV/OV thresholds but sacrifices the 50 mV window margin needed for noisy 1.25 V rails, while TLV809E25DBVRQ1 omits overvoltage protection entirely - making TPS3703A7125DSERQ1 the sole option for AEC-Q100-compliant dual-threshold supervision with programmable delay in 1.5 mm².
Availability
TPS3703A7125DSERQ1 is available at Aetrix Electronics and suitable for ADAS domain controllers, digital cockpit processors, and HEV/EV battery management interfaces requiring stable component supply, long-term automotive lifecycle support, and AEC-Q100 traceability.
Supply support for TPS3703A7125DSERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for automotive, industrial, and personal electronics markets.
TPS3703A7125DSERQ1 belongs to TI's automotive-grade voltage supervisor product line, engineered specifically for functional safety–compliant power monitoring in ASIL-B systems such as ADAS and digital cockpit ECUs.
FAQ
What is the exact undervoltage and overvoltage threshold for TPS3703A7125DSERQ1?
The TPS3703A7125DSERQ1 has a fixed undervoltage threshold of 1.25 V and overvoltage threshold of 1.3 V, forming a 50 mV window. These values are factory-trimmed and specified with ±0.7% accuracy across –40°C to +125°C, as confirmed in TI's SBVS344D datasheet Section 7.5. The part number suffix "A7125" explicitly denotes this 1.25 V / 1.3 V configuration.
Does TPS3703A7125DSERQ1 support manual reset functionality?
Yes, TPS3703A7125DSERQ1 includes a dedicated MR (manual reset) pin (Pin 6) that asserts the RESET output low when driven below 0.3 V. After MR is deasserted, RESET remains low for the full reset delay time (10 ms or 200 ms depending on CT configuration) before returning high - enabling controlled system restarts in digital cockpit or ADAS applications.
What are the reset time delay options for TPS3703A7125DSERQ1 and how are they selected?
TPS3703A7125DSERQ1 offers two factory-fixed reset delays: 10 ms (CT pin left floating) and 200 ms (CT pin tied to VDD via 10 kΩ). The device automatically detects CT pin state during each valid SENSE window entry. No external resistor or capacitor is required for these modes, though a capacitor from CT to GND enables continuous programmability per Section 8.3.4 of the datasheet.
Is TPS3703A7125DSERQ1 qualified for automotive safety applications?
Yes, TPS3703A7125DSERQ1 is AEC-Q100 Grade 1 qualified (–40°C to +125°C), features functional safety documentation support, and includes design elements like internal trimmed resistors, glitch immunity, and latch-mode RESET essential for ASIL-B systems. Its HBM ±2000 V and CDM ±500 V ESD ratings further validate suitability for automotive environments.
What package type and dimensions does TPS3703A7125DSERQ1 use?
TPS3703A7125DSERQ1 uses the WSON-6 (DSE) package: 1.50 mm × 1.50 mm body size with 0.5 mm pitch and wettable flanks. This ultra-compact, thermally efficient package is specified in TI's SBVS344D datasheet Section 13 and supports automated optical inspection in high-density automotive PCB assemblies.
TPS3703A7125DSERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.25V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703A7125DSERQ1 FAQ
1.How can I place an order for TPS3703A7125DSERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703A7125DSERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703A7125DSERQ1 reliable?
The price and inventory of TPS3703A7125DSERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703A7125DSERQ1 is usually 5 days.
3.What payment methods are accepted for TPS3703A7125DSERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703A7125DSERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703A7125DSERQ1?
TPS3703A7125DSERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703A7125DSERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703A7125DSERQ1?
For technical support, including TPS3703A7125DSERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703A7125DSERQ1 requirements.
6.How does Aetrix verify that TPS3703A7125DSERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3703A7125DSERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703A7125DSERQ1 meets industry standards.
7.What is the process for return or replacement of TPS3703A7125DSERQ1?
All TPS3703A7125DSERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703A7125DSERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703A7125DSERQ1 part is unused and in its original packaging.
Return procedure for TPS3703A7125DSERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703A7125DSERQ1 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
