Texas Instruments TPS3703A7180DSERQ1
- Part No.:
- TPS3703A7180DSERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703A7180DSERQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,438
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703A7180DSERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive overvoltage/undervoltage reset IC in a 6-pin WSON (DSE) package. It monitors supply rails from 1.7 V to 5.5 V with ±0.7% threshold accuracy across –40°C to +125°C, 7 µA max quiescent current, and fixed 1.8 V window threshold (±5% tolerance). It delivers reliable power-on reset and fault detection for safety-critical ADAS domain controllers.
For engineers reviewing the TPS3703A7180DSERQ1 datasheet, TPS3703A7180DSERQ1 pinout, TPS3703A7180DSERQ1 application, or TPS3703A7180DSERQ1 equivalent, this page provides verified functional context, validated timing behavior, confirmed automotive qualification evidence, and real-world design implications for voltage supervision in HEV/EV and digital cockpit systems.
Technical Context
The TPS3703A7180DSERQ1 integrates dual precision comparators with a trimmed internal resistor divider and reference to implement fixed 1.8 V window supervision - VIT+(OV) = 1.8 V + 5% and VIT–(UV) = 1.8 V – 5%. Its CT pin supports two factory-set delay modes (CT open = 10 ms, CT tied to VDD = 200 ms) and programmable delay via external capacitor.
It features latched RESET output with open-drain active-low assertion, manual reset (MR) input with 0.3 V logic-low threshold, and built-in glitch immunity (3.5 µs for SENSE, 25 ns for MR). The separate SENSE and VDD pins enable redundant monitoring architecture required by ISO 26262-compliant safety systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 1.7 V to 5.5 V - supports direct connection to low-voltage MCU I/O rails and LDO outputs without level-shifting. |
| Threshold Accuracy | ±0.7% (–40°C to +125°C) - eliminates need for external calibration or margining in automotive thermal environments. |
| Quiescent Current | 7 µA max - enables always-on supervision in battery-backed domains without compromising system standby life. |
| Reset Delay Options | 10 ms (CT open) / 200 ms (CT to VDD) - factory-trimmed delays ensure deterministic timing without external timing components. |
| Window Threshold | 1.8 V ±5% - matches common core voltage rails (e.g., 1.8 V FPGA I/O, DSP cores), enabling direct rail monitoring. |
| Hysteresis | 0.55% of threshold (typical) - prevents oscillation during slow-ramping or noisy supply transitions near trip points. |
| ESD Rating | HBM ±2000 V, CDM ±500 V - meets AEC-Q100 stress requirements for under-hood and infotainment module integration. |
Pinout & Package
TPS3703A7180DSERQ1 uses a 1.50 mm × 1.50 mm, 6-pin WSON (DSE) package with wettable flanks for automated optical inspection. Thermal resistance RθJA = 184.2°C/W enables operation at full temperature range without heatsinking in compact PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE | Monitor input | Direct connection point for supply rail under supervision; internally referenced to precision bandgap - no external resistors needed. |
| 2 - VDD | Power supply | Independent bias rail; decoupling with 0.1 µF ceramic capacitor ensures stable internal reference and comparator operation. |
| 3 - CT | Timing control | Selects between 10 ms / 200 ms fixed delays or enables capacitor-programmable delay - re-evaluated on each valid SENSE entry. |
| 4 - RESET | Open-drain output | Active-low latched signal requiring external pull-up; compatible with 1.8 V–5.5 V logic domains and wired-OR reset bus architectures. |
| 5 - GND | Reference ground | Low-impedance return path for internal comparators and reference; must be connected to clean system ground plane. |
| 6 - MR | Manual reset input | Logic-low assertion (≤0.3 V) forces immediate RESET activation; internally pulled up - can float when unused. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated resistor divider | Eliminates external voltage-setting resistors - improves accuracy, reduces BOM count, and avoids resistor tolerance-induced window drift. |
| Latched RESET output | Prevents spurious deassertion during transient supply recovery; holds low until SENSE re-enters valid window and tD expires. |
| Redundant SENSE/VDD pins | Enables independent monitoring of supply and load paths - satisfies ASIL-B/C diagnostic coverage requirements for functional safety. |
| Factory-trimmed time delays | Guarantees 10 ms / 200 ms delay options without capacitor tolerance or temperature drift - simplifies timing validation. |
| Glitch-immune MR input | 25 ns noise rejection on MR pin prevents false resets from EMI or switching transients in high-noise automotive environments. |
Applications
| ADAS Domain Controller | Digital Cockpit SoC |
|---|---|
Use Scenario: Monitors 1.8 V core rail powering vision processing unit (VPU) and radar preprocessor ASICs. IC Role / Device Role / Timing Role: Window supervisor asserting latched RESET during brownout or overvoltage events to prevent corrupted frame buffer writes or unsafe actuator commands. Use Value: ±0.7% threshold accuracy ensures detection within 90 mV of nominal 1.8 V rail - critical for maintaining ASIL-D data integrity during voltage sags. |
Use Scenario: Supervises 1.8 V I/O supply for multi-display graphics processor and touch controller interface. IC Role / Device Role / Timing Role: Dual-threshold detector with 10 ms delay providing clean power-on reset and glitch-free wake-up sequencing after sleep mode exit. Use Value: Separate SENSE/VDD pins allow independent verification of display power rail integrity versus main SoC supply - satisfies redundancy requirements per ISO 26262 Part 9. |
| HEV/EV Battery Management Unit | Automotive Infotainment Head Unit |
Use Scenario: Watches isolated 1.8 V auxiliary rail powering CAN FD transceivers and isolated ADCs in high-voltage battery pack monitoring. IC Role / Device Role / Timing Role: Overvoltage/undervoltage monitor with MR input enabling controlled shutdown initiation via microcontroller command during cell imbalance detection. Use Value: AEC-Q100 Grade 1 qualification and 125°C junction rating ensure reliable operation in under-hood BMS enclosures exposed to extreme thermal cycling. |
Use Scenario: Resets audio DSP and Bluetooth/Wi-Fi co-processor upon 1.8 V rail instability caused by USB-C power negotiation transients. IC Role / Device Role / Timing Role: Reset IC with 200 ms delay (CT-to-VDD) providing sufficient hold-off time for complex boot sequence coordination across multiple subsystems. Use Value: 7 µA max quiescent current enables continuous supervision during ignition-off state without draining 12 V battery - extends vehicle park-time compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3703A5180DSERQ1 | Same 1.8 V window threshold but ±3% tolerance (tighter than TPS3703A7180DSERQ1's ±5%) | Better suited for systems requiring tighter voltage margins, e.g., advanced SoC core rails with <±3% spec | Select when higher threshold precision is prioritized over cost; identical pinout and timing behavior. |
| TLV809E18DBZRQ1 | Single-channel undervoltage-only supervisor (1.8 V UV threshold), no overvoltage detection or window function | Applicable only where OV detection is unnecessary - e.g., legacy MCU reset with simple POR requirement | Choose only if system architecture lacks OV risk or uses separate OV circuitry; not a functional replacement. |
Compared with TPS3703A7180DSERQ1, the TPS3703A5180DSERQ1 offers improved threshold tolerance for tighter-margin designs, while TLV809E18DBZRQ1 sacrifices window functionality for lower cost and simpler implementation - neither provides full functional equivalence without architectural changes.
Availability
TPS3703A7180DSERQ1 is available at Aetrix Electronics and suitable for ADAS domain controllers, digital cockpit SoCs, and HEV/EV battery management units requiring stable component supply with automotive-grade traceability and long-term lifecycle support.
Supply support for TPS3703A7180DSERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with deep expertise in automotive-grade reliability and functional safety design.
The TPS3703-Q1 product line delivers highly accurate, integrated voltage supervisors optimized for ISO 26262-compliant automotive systems - emphasizing redundancy, latch behavior, and AEC-Q100 Grade 1 operation in harsh thermal environments.
FAQ
What is the exact window threshold configuration of TPS3703A7180DSERQ1?
The TPS3703A7180DSERQ1 is configured for a fixed 1.8 V window threshold with ±5% tolerance: VIT+(OV) = 1.89 V and VIT–(UV) = 1.71 V at 25°C, maintaining ±0.7% accuracy across –40°C to +125°C. This matches common 1.8 V digital supply rails and requires no external resistor network - all threshold-setting elements are internal and factory-trimmed.
How does the CT pin operate in TPS3703A7180DSERQ1?
In TPS3703A7180DSERQ1, the CT pin selects between two factory-programmed reset delays: 10 ms when left floating, and 200 ms when tied to VDD via a 10 kΩ resistor. The device re-evaluates CT pin state each time SENSE re-enters the valid window, with a 450 µs internal detection window. No external capacitor is required for these fixed delays.
Is TPS3703A7180DSERQ1 qualified for automotive safety applications?
Yes, TPS3703A7180DSERQ1 is AEC-Q100 Grade 1 qualified (–40°C to +125°C ambient), HBM ±2000 V and CDM ±500 V ESD rated, and explicitly documented as functional safety-capable with supporting safety analysis reports available from TI. Its latched RESET, redundant SENSE/VDD pins, and glitch-immune MR meet ASIL-B diagnostic coverage requirements.
Can TPS3703A7180DSERQ1 monitor its own VDD supply?
Yes - TPS3703A7180DSERQ1 supports VDD monitoring by connecting the SENSE pin directly to the VDD pin. In this configuration, it provides undervoltage lockout (UVLO) at 1.7 V and overvoltage detection at 1.89 V, enabling self-supply supervision for standalone reset functionality without additional components.
What is the maximum capacitive load the RESET pin can drive in TPS3703A7180DSERQ1?
The RESET pin of TPS3703A7180DSERQ1 is an open-drain output specified for 10 pF load in timing tests, with VOL ≤ 250 mV at IOUT = 5 mA (VDD = 5 V). For heavier loads, a stronger pull-up resistor (e.g., 4.7 kΩ) or buffer may be required to maintain rise time <2.2 µs and avoid timing violations in high-speed processor reset interfaces.
TPS3703A7180DSERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703A7180DSERQ1 FAQ
1.How can I place an order for TPS3703A7180DSERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703A7180DSERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703A7180DSERQ1 reliable?
The price and inventory of TPS3703A7180DSERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703A7180DSERQ1 is usually 5 days.
3.What payment methods are accepted for TPS3703A7180DSERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703A7180DSERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703A7180DSERQ1?
TPS3703A7180DSERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703A7180DSERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703A7180DSERQ1?
For technical support, including TPS3703A7180DSERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703A7180DSERQ1 requirements.
6.How does Aetrix verify that TPS3703A7180DSERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3703A7180DSERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703A7180DSERQ1 meets industry standards.
7.What is the process for return or replacement of TPS3703A7180DSERQ1?
All TPS3703A7180DSERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703A7180DSERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703A7180DSERQ1 part is unused and in its original packaging.
Return procedure for TPS3703A7180DSERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703A7180DSERQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

