Texas Instruments TPS3703B4250DSERQ1
- Part No.:
- TPS3703B4250DSERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703B4250DSERQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:4,129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703B4250DSERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-grade overvoltage and undervoltage reset IC in a 6-pin WSON (DSE) package. It monitors supply rails from 1.7 V to 5.5 V with ±0.7% threshold accuracy across –40°C to +125°C, fixed 1 ms / 20 ms dual-time-delay options via CT pin configuration, and open-drain active-low RESET output. It is used in ADAS domain controllers for precise power-rail supervision during cold-crank and load-dump transients.
For engineers reviewing the TPS3703B4250DSERQ1 datasheet, TPS3703B4250DSERQ1 pinout, TPS3703B4250DSERQ1 application, or TPS3703B4250DSERQ1 equivalent, this page delivers verified functional safety–capable voltage supervision specs, CT-programmable delay behavior, UV/OV window tolerance (±4%), and automotive-grade thermal/ESD performance per AEC-Q100.
Technical Context
The TPS3703B4250DSERQ1 integrates dual precision comparators with internal trimmed resistor dividers and a stable voltage reference to implement a fixed-window supervisor without external resistors. Its SENSE and VDD pins are physically separated to support redundant monitoring architectures required in ASIL-B systems.
It uses a state-machine–driven CT pin interface that evaluates CT connection mode-floating (1 ms), pulled to VDD via 10 kΩ (20 ms), or capacitor-connected-to select reset delay timing; glitch immunity on SENSE and MR pins exceeds 3.5 µs (UV/OV) and 25 ns (MR), respectively, ensuring robust operation in noisy automotive environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 1.7 V to 5.5 V - supports wide automotive battery range including cold-crank (≈6 V transient) and stop-start operation |
| Threshold Accuracy | ±0.7% (–40°C to +125°C) - enables tight margin supervision of low-voltage cores (e.g., 1.2 V, 1.8 V) without derating |
| Reset Delay Options | 1 ms (CT floating) / 20 ms (CT to VDD) - factory-configured dual fixed delays eliminate need for external timing components |
| Quiescent Current | 7 µA (max) - ensures minimal battery drain in always-on vehicle modules (e.g., telematics, gateway) |
| Window Tolerance | ±4% - matches TPS3703B4250DSERQ1's "4" suffix; provides 4% hysteresis band around 2.5 V UV/OV thresholds |
| Output Type | Open-drain active-low RESET - allows wired-OR with other supervisors and flexible pull-up to any logic rail (1.8 V to 5.5 V) |
| ESD Rating | HBM ±2000 V, CDM ±500 V - meets AEC-Q100 stress requirements for under-hood and infotainment placement |
Pinout & Package
Package: 6-pin WSON (DSE), 1.50 mm × 1.50 mm, 0.5 mm pitch, wettable flank - optimized for automated optical inspection (AOI) and high-density automotive PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE | Monitor input | Direct connection point for supply rail under supervision; electrically isolated from VDD to enable true redundancy |
| 2 - VDD | Power supply | Independent bias rail; must remain ≥1.7 V for device operation; powers internal reference and comparators |
| 3 - CT | Time delay control | Determines reset timeout: floating = 1 ms, 10 kΩ to VDD = 20 ms, capacitor to GND = programmable delay |
| 4 - RESET | Output | Active-low open-drain signal; requires external pull-up; asserts low during UV/OV fault or manual reset |
| 5 - GND | Reference | System ground return; shared with all internal circuitry; must be low-impedance for accurate threshold sensing |
| 6 - MR | Manual reset input | Logic-low assertion forces immediate RESET; internally pulled up; immune to <1 µs glitches |
Key Features
| Feature | Design Value |
|---|---|
| Integrated resistor divider | Eliminates external R-divider components, preserving ±0.7% accuracy without resistor tolerance stacking |
| Separate SENSE/VDD pins | Enables dual-rail monitoring (e.g., VDD and VCORE) and satisfies ASIL-B hardware independence requirements |
| Latching RESET output | Maintains asserted state until monitored voltage re-enters valid window and delay expires - prevents spurious deassertion |
| Functional Safety documentation | TI provides FIT rate, failure modes, and diagnostic coverage data to accelerate ISO 26262 ASIL-B system certification |
| Internal glitch immunity | 3.5 µs filtering on SENSE and 25 ns on MR - rejects EMI-induced transients common in 12 V automotive systems |
Applications
| ADAS Domain Controller Power Supervision | Digital Cockpit SoC Reset Management |
|---|---|
Use Scenario: Monitors 1.8 V and 3.3 V rails powering radar preprocessing units and sensor fusion SoCs during engine start-stop cycles. IC Role / Device Role / Timing Role: Dual-threshold window supervisor asserting RESET if either rail deviates beyond ±4% for ≥1 ms, preventing corrupted boot sequences. Use Value: Guarantees deterministic power-on reset timing and eliminates false resets caused by battery dip or alternator ripple. | Use Scenario: Supervises 1.2 V core and 5 V I/O supplies of a quad-core application processor in a digital instrument cluster. IC Role / Device Role / Timing Role: Uses separate SENSE/VDD pins to independently verify VCORE integrity while powered from main 5 V rail; latches RESET until both rails stabilize. Use Value: Enables safe multi-rail sequencing without external logic, reducing BOM count and layout complexity. |
| HEV/EV Battery Management Interface | Automotive Infotainment Head Unit |
Use Scenario: Validates 3.3 V communication rail between BMS microcontroller and CAN transceiver during high-noise regenerative braking events. IC Role / Device Role / Timing Role: Leverages 3.5 µs SENSE glitch immunity and ±0.7% accuracy to distinguish real overvoltage faults from EMI spikes. Use Value: Prevents unnecessary BMS shutdowns while maintaining compliance with ISO 11898-2 EMC immunity requirements. | Use Scenario: Provides fail-safe reset for audio DSP and display controller in head units exposed to wide ambient temperature swings (–40°C to +125°C). IC Role / Device Role / Timing Role: Operates across full AEC-Q100 Grade 1 range; uses CT pin in floating mode (1 ms delay) for fast response to brownout conditions. Use Value: Ensures uninterrupted audio playback and display refresh during short-duration voltage sags (<10 ms) typical in vehicle accessory mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage and undervoltage supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV809E25DBVRQ1 | Single UV-only reset IC; ±1.5% threshold accuracy; no OV detection; fixed 200 ms delay only | Suitable only for basic undervoltage protection; cannot detect overvoltage faults like load dump | Select when cost-sensitive designs require only UV lockout and lack space for dual-threshold supervision |
| TPS3703A4250DSERQ1 | Same package and thresholds, but CT pin configures 10 ms / 200 ms delays instead of 1 ms / 20 ms | Better suited for systems requiring longer reset hold times after power recovery (e.g., FPGA configuration loading) | Choose when application timing budget allows ≥10 ms delay and longer fault persistence is acceptable |
Compared with TLV809E25DBVRQ1 and TPS3703A4250DSERQ1, the TPS3703B4250DSERQ1 uniquely balances fast 1 ms fault response with automotive-grade OV/UV window supervision and functional safety documentation - critical for ADAS domain controllers where rapid fault containment is mandated.
Availability
TPS3703B4250DSERQ1 is available at Aetrix Electronics and suitable for ADAS domain controllers, digital cockpit systems, HEV/EV battery interfaces, and automotive infotainment head units requiring stable component supply across extended temperature and long product lifecycles.
Supply support for TPS3703B4250DSERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in automotive-grade power management and signal chain solutions.
The TPS3703-Q1 product line delivers AEC-Q100 qualified, functional safety–capable voltage supervisors designed specifically for ASIL-B automotive subsystems requiring high-accuracy, dual-threshold, and glitch-immune power-rail monitoring.
FAQ
What is the exact overvoltage and undervoltage threshold configuration for TPS3703B4250DSERQ1?
The TPS3703B4250DSERQ1 is configured with a fixed 2.5 V nominal window threshold - meaning its undervoltage trip point (VIT−) is 2.5 V − 4% = 2.4 V, and its overvoltage trip point (VIT+) is 2.5 V + 4% = 2.6 V. This ±4% window tolerance is encoded in the "4" digit of the part number and is guaranteed across –40°C to +125°C with ±0.7% absolute accuracy. The TPS3703B4250DSERQ1 does not require external resistors to set these thresholds.
How does the CT pin function on TPS3703B4250DSERQ1, and what delay options does it support?
The CT pin on TPS3703B4250DSERQ1 selects among three delay modes: floating (1 ms), pulled to VDD via 10 kΩ (20 ms), or connected to a capacitor to GND (programmable). For TPS3703B4250DSERQ1, the "B" prefix specifies the 1 ms / 20 ms dual fixed-delay option. The CT pin is re-evaluated each time SENSE re-enters the valid window, enabling dynamic delay selection during runtime - a feature confirmed in TI's SBVS344D datasheet Section 8.3.4.
Is TPS3703B4250DSERQ1 qualified for automotive safety-critical systems, and what documentation is available?
Yes, TPS3703B4250DSERQ1 is AEC-Q100 Grade 1 qualified (–40°C to +125°C) and explicitly labeled "Functional Safety-Capable." Texas Instruments provides dedicated functional safety documentation for TPS3703B4250DSERQ1, including FIT rate calculations, failure mode analysis, diagnostic coverage metrics, and safety manual - all accessible via TI's product folder and required for ISO 26262 ASIL-B system integration.
Can TPS3703B4250DSERQ1 monitor a different voltage than its own supply rail?
Yes - TPS3703B4250DSERQ1 supports independent monitoring via separate SENSE and VDD pins. For example, VDD can be supplied from a stable 3.3 V rail while SENSE monitors a 1.2 V core voltage. This physical separation enables true hardware redundancy and satisfies ASIL-B independence requirements. The device operates correctly as long as VDD remains ≥1.7 V, regardless of SENSE voltage level (0–5.5 V).
What is the maximum capacitive load the RESET pin of TPS3703B4250DSERQ1 can drive?
The RESET pin of TPS3703B4250DSERQ1 is an open-drain output rated for up to 40 mA sink current (absolute max), with VOL ≤ 250 mV at 5 mA sink into a 10 kΩ pull-up to 5 V. While the datasheet specifies timing tests at 10 pF load, the output reliably drives ≥100 pF with proper pull-up selection (e.g., 4.7 kΩ for 3.3 V logic). Layout best practice recommends minimizing trace capacitance and using local 0.1 µF decoupling at the pull-up node to maintain rise/fall times <2.2 µs.
TPS3703B4250DSERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703B4250DSERQ1 FAQ
1.How can I place an order for TPS3703B4250DSERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703B4250DSERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703B4250DSERQ1 reliable?
The price and inventory of TPS3703B4250DSERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703B4250DSERQ1 is usually 5 days.
3.What payment methods are accepted for TPS3703B4250DSERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703B4250DSERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703B4250DSERQ1?
TPS3703B4250DSERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703B4250DSERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703B4250DSERQ1?
For technical support, including TPS3703B4250DSERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703B4250DSERQ1 requirements.
6.How does Aetrix verify that TPS3703B4250DSERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3703B4250DSERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703B4250DSERQ1 meets industry standards.
7.What is the process for return or replacement of TPS3703B4250DSERQ1?
All TPS3703B4250DSERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703B4250DSERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703B4250DSERQ1 part is unused and in its original packaging.
Return procedure for TPS3703B4250DSERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703B4250DSERQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

