Texas Instruments TPS3703C7500DSERQ1
- Part No.:
- TPS3703C7500DSERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703C7500DSERQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,033
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703C7500DSERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-grade overvoltage and undervoltage reset IC in a 6-pin WSON (DSE) package. It monitors supply rails from 1.7 V to 5.5 V with ±0.7% threshold accuracy across –40°C to +125°C, fixed 5 ms / 100 ms dual-time-delay selection via CT pin configuration, and open-drain active-low RESET output. It is used in ADAS domain controllers for precise power-rail supervision during cold-crank and load-dump transients.
For engineers reviewing the TPS3703C7500DSERQ1 datasheet, TPS3703C7500DSERQ1 pinout, TPS3703C7500DSERQ1 application, or TPS3703C7500DSERQ1 equivalent, key selection criteria include its window threshold of 750 mV (±5% tolerance), dual fixed time delay (5 ms / 100 ms), UVLO at 1.7 V, 7 µA max quiescent current, and functional safety documentation support for ISO 26262 ASIL-B system integration.
Technical Context
The TPS3703C7500DSERQ1 integrates two precision comparators with a trimmed internal resistor divider and reference to implement a fixed 750 mV window supervisor - VIT+(OV) = 750 mV + 37.5 mV (±5%), VIT–(UV) = 750 mV – 37.5 mV (±5%). Its CT pin supports factory-programmed delay modes: floating CT yields 5 ms, CT tied to VDD via 10 kΩ yields 100 ms.
It features separate SENSE and VDD pins for supply redundancy, internal glitch immunity (3.5 µs for VIT±, 25 ns for MR), and latching RESET output that remains asserted until both SENSE re-enters the valid window and tD expires. The device asserts RESET low on overvoltage, undervoltage, manual reset, or UVLO conditions - with no external resistors required for threshold setting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 1.7 V to 5.5 V - supports wide automotive battery rail operation including cold-crank (≈6.5 V transient tolerant via absolute max rating) |
| Window threshold | 750 mV ±5% - fixed factory-set OV/UV detection window centered at 750 mV, eliminating external resistor network design and tolerance stack-up |
| Time delay options | 5 ms (CT floating) / 100 ms (CT pulled to VDD) - dual factory-programmed delays enable fast fault response or extended hold-off without external timing components |
| Threshold accuracy | ±0.7% over –40°C to +125°C - ensures reliable trip points across full automotive temperature range without derating |
| Quiescent current | 7 µA max - enables always-on monitoring in low-power ECU domains without compromising battery drain budgets |
| Output type | Open-drain active-low RESET - allows wired-OR connection with other supervisors and interface flexibility across logic voltage domains |
| UVLO threshold | 1.7 V - prevents false resets during brown-out while maintaining operation down to minimum functional VDD |
Pinout & Package
TPS3703C7500DSERQ1 uses the WSON-6 (DSE) package: 1.50 mm × 1.50 mm, 0.5 mm pitch, wettable flank, thermally enhanced bottom paddle.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE | Monitor input | High-impedance analog input for the voltage rail under supervision; connects directly to VCORE or I/O supply; internally referenced to precision bandgap |
| 2 - VDD | Power supply | Independent bias supply pin - decoupling capacitor required per analog best practice; enables redundancy vs. SENSE path |
| 3 - CT | Timing control | Selects between 5 ms (open) or 100 ms (10 kΩ to VDD) fixed delays; no capacitor needed for these modes - simplifies BOM and layout |
| 4 - RESET | Output signal | Active-low open-drain output; requires external pull-up; drives processor reset or LDO enable; latches until SENSE returns to window + tD expires |
| 5 - GND | Reference plane | Analog ground return; must be connected to low-impedance system ground plane adjacent to VDD and SENSE decoupling |
| 6 - MR | Manual reset | Asynchronous active-low input; pulls low to force RESET assertion regardless of SENSE state; internally pulled up - can float if unused |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation with HBM ±2 kV / CDM ±500 V ESD robustness - meets automotive electronics reliability requirements |
| Fixed 750 mV window threshold | Eliminates external resistor divider, reducing component count, PCB area, and accuracy uncertainty from resistor tolerances and tempcos |
| Dual fixed time delay (5 ms / 100 ms) | Enables immediate fault response (e.g., short-circuit detection) or extended debounce (e.g., startup sequencing) without external RC timing network |
| Separate SENSE and VDD pins | Supports independent monitoring of VCORE while biasing supervisor from a different rail - critical for functional safety redundancy architectures |
| Functional safety documentation | Includes FIT rate data, failure mode analysis, and diagnostic coverage guidance - accelerates ISO 26262 ASIL-B hardware compliance evidence generation |
Applications
| ADAS Domain Controller Power Supervision | Digital Cockpit SoC Reset Management |
|---|---|
Use Scenario: Monitors 750-mV core supply of high-performance ADAS SoC during engine start-stop cycles and load-dump events. IC Role / Device Role / Timing Role: Window supervisor asserting RESET on any deviation outside ±5% of 750 mV, with 5-ms delay to reject transients. Use Value: Prevents SoC lockup or undefined state during rail instability, enabling deterministic recovery without firmware intervention. |
Use Scenario: Supervises 750-mV GPU voltage rail in digital instrument cluster with multi-display output. IC Role / Device Role / Timing Role: Dual-delay capability applies 100-ms hold-off during power-up sequencing to align GPU readiness with display controller initialization. Use Value: Eliminates display artifacts and frame drops by ensuring GPU is fully stabilized before video pipeline activation. |
| HEV/EV Battery Management Interface | Automotive Infotainment MCU Boot Integrity |
Use Scenario: Validates isolated 750-mV auxiliary supply powering CAN FD transceivers and sensor interfaces in battery junction box. IC Role / Device Role / Timing Role: Uses separate SENSE/VDD pins to monitor isolated rail while powered from main 5-V domain - enforcing independence per ASIL decomposition. Use Value: Detects isolation barrier degradation or regulator drift before communication faults occur, supporting fail-safe CAN bus shutdown. |
Use Scenario: Ensures clean boot of infotainment MCU by supervising its 750-mV I/O supply during ignition-on transition. IC Role / Device Role / Timing Role: Latching RESET output holds MCU in reset until 750-mV rail stabilizes within ±5% and remains valid for full 5-ms delay. Use Value: Guarantees deterministic register initialization and eliminates boot-time crashes caused by marginal I/O voltage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3703A7500DSERQ1 | Same 750 mV window, but fixed 10 ms / 200 ms time delays instead of 5 ms / 100 ms | Better suited for systems requiring longer debounce on startup or slower fault response | Select when longer reset hold-off is needed; not drop-in due to different CT pin timing behavior |
| TLV809E75DBZRQ1 | Single-threshold (750 mV UV only), no overvoltage detection, no CT programmability, 200 ms fixed delay | Limited to undervoltage-only use cases; lacks window supervision and dual-delay flexibility | Choose only if overvoltage monitoring is unnecessary and cost reduction outweighs feature loss |
Compared with TPS3703A7500DSERQ1 and TLV809E75DBZRQ1, the TPS3703C7500DSERQ1 uniquely delivers 5-ms fast-response window supervision with automotive-grade redundancy - making it optimal for ADAS SoC core rail monitoring where both OV and UV faults must trigger immediate, deterministic reset.
Availability
TPS3703C7500DSERQ1 is available at Aetrix Electronics and suitable for ADAS domain controllers, digital cockpit systems, HEV/EV battery interfaces, and automotive infotainment modules requiring stable component supply with AEC-Q100 traceability and long-term automotive lifecycle support.
Supply support for TPS3703C7500DSERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in automotive, industrial, and power management solutions.
The TPS3703-Q1 product line delivers high-accuracy, AEC-Q100-qualified window supervisors designed specifically for safety-critical automotive power-rail monitoring in ADAS, digital cockpit, and electrification systems.
FAQ
What is the exact window threshold voltage of the TPS3703C7500DSERQ1?
The TPS3703C7500DSERQ1 has a fixed factory-set window threshold centered at 750 mV with ±5% tolerance - meaning VIT+(OV) = 750 mV + 37.5 mV and VIT–(UV) = 750 mV – 37.5 mV. This value is trimmed and verified across temperature, delivering ±0.7% accuracy from –40°C to +125°C. No external components are required to set this threshold, and it is not user-adjustable.
How does the CT pin configure the reset time delay for the TPS3703C7500DSERQ1?
The CT pin on the TPS3703C7500DSERQ1 selects between two fixed factory-programmed delays: 5 ms when left floating (open), and 100 ms when pulled to VDD via a 10-kΩ resistor. Unlike programmable variants, this part does not support capacitor-based timing - the CT pin functions solely as a binary selector. The internal state machine re-evaluates CT configuration each time SENSE re-enters the valid window.
Does the TPS3703C7500DSERQ1 support overvoltage detection, or is it UV-only?
The TPS3703C7500DSERQ1 is a true window supervisor supporting both overvoltage and undervoltage detection. Its 750 mV window includes distinct VIT+(OV) and VIT–(UV) thresholds, each with independent hysteresis. It asserts RESET low if SENSE rises above VIT+(OV) OR falls below VIT–(UV). This dual-direction supervision is confirmed in the functional truth table and block diagram of the official datasheet.
What is the UVLO threshold of the TPS3703C7500DSERQ1, and how does it interact with RESET?
The TPS3703C7500DSERQ1 has an undervoltage lockout (UVLO) threshold of 1.7 V on the VDD pin. When VDD falls below 1.7 V, the device forces RESET low regardless of SENSE voltage - ensuring fail-safe behavior during severe brown-out. This is distinct from the SENSE-based UV detection and provides a secondary safety layer. UVLO is specified with 1.2 V min and 1.7 V typ in datasheet Section 7.5.
Can the TPS3703C7500DSERQ1 be used without connecting the MR pin?
Yes - the MR pin of the TPS3703C7500DSERQ1 has an internal 100-kΩ pull-up to VDD and may be left floating if manual reset functionality is not required. In that configuration, the device operates solely on SENSE voltage monitoring and automatic reset timing. The MR pin only affects RESET when actively driven below VMR_L (≤0.3 V); otherwise, it has no influence on normal supervision behavior.
TPS3703C7500DSERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703C7500DSERQ1 FAQ
1.How can I place an order for TPS3703C7500DSERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703C7500DSERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703C7500DSERQ1 reliable?
The price and inventory of TPS3703C7500DSERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703C7500DSERQ1 is usually 5 days.
3.What payment methods are accepted for TPS3703C7500DSERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703C7500DSERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703C7500DSERQ1?
TPS3703C7500DSERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703C7500DSERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703C7500DSERQ1?
For technical support, including TPS3703C7500DSERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703C7500DSERQ1 requirements.
6.How does Aetrix verify that TPS3703C7500DSERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3703C7500DSERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703C7500DSERQ1 meets industry standards.
7.What is the process for return or replacement of TPS3703C7500DSERQ1?
All TPS3703C7500DSERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703C7500DSERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703C7500DSERQ1 part is unused and in its original packaging.
Return procedure for TPS3703C7500DSERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703C7500DSERQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

