Texas Instruments TPS3703E4080DSERQ1
- Part No.:
- TPS3703E4080DSERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3703E4080DSERQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,423
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3703E4080DSERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-grade overvoltage and undervoltage reset IC in a 6-pin WSON (DSE) package. It monitors supply rails from 1.7 V to 5.5 V with ±0.7% threshold accuracy across –40°C to +125°C, 7 µA max quiescent current, and fixed 50 µs reset time delay - designed for safety-critical power sequencing in ADAS domain controllers and digital cockpits.
For engineers reviewing the TPS3703E4080DSERQ1 datasheet, TPS3703E4080DSERQ1 pinout, TPS3703E4080DSERQ1 application, or TPS3703E4080DSERQ1 equivalent, key selection considerations include its dual OV/UV window detection with no external resistors, open-drain active-low RESET output, manual reset (MR) input, CT pin for time-delay configuration, and functional safety documentation support.
Technical Context
The TPS3703E4080DSERQ1 integrates two precision comparators and a trimmed resistor divider to implement fixed window voltage supervision without external components. Its internal reference and matched resistors deliver ±0.7% total threshold accuracy over temperature, while built-in hysteresis and glitch immunity (3.5 µs at 5% overdrive) prevent false resets under transient noise.
This variant uses the "D" time-delay option: CT pin open or tied to VDD yields 50 µs nominal reset delay, matching the "TPS3703D" nomenclature. It features UV/OV window tolerance of ±4%, with fixed thresholds at 0.80 V (UV) and 0.85 V (OV), and supports latching RESET output mode with manual reset assertion via MR pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.7 V to 5.5 V - powers directly from low-voltage automotive rails without LDO pre-regulation. |
| UV/OV Thresholds | 0.80 V (UV), 0.85 V (OV) - 50-mV window optimized for core voltage monitoring in SoC power domains. |
| Threshold Accuracy | ±0.7% (–40°C to +125°C) - enables tight margin systems without derating for resistor tolerance or drift. |
| Quiescent Current | 7 µA (max) - minimizes standby power impact in always-on vehicle modules. |
| Reset Time Delay | 50 µs (fixed, CT pin open) - provides ultra-fast fault response for real-time safety-critical subsystems. |
| Output Type | Open-drain active-low RESET - supports wired-OR with other supervisors and flexible pull-up to any logic rail. |
| ESD Rating | HBM ±2000 V, CDM ±500 V - meets AEC-Q100 stress requirements for automotive PCB handling. |
Pinout & Package
TPS3703E4080DSERQ1 is housed in a 1.50 mm × 1.50 mm, 6-pin WSON (DSE) package with wettable flanks for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SENSE | Monitor input | Direct connection to monitored rail (e.g., VCORE); internally compared against 0.80 V UV / 0.85 V OV thresholds. |
| 2 - VDD | Supply input | Power source for internal circuitry; must remain ≥1.7 V for valid operation and includes UVLO at 1.7 V. |
| 3 - CT | Time-delay control | Open or pulled to VDD selects 50 µs fixed delay; capacitor-to-ground enables programmable timing (not used in this variant). |
| 4 - RESET | Output | Active-low open-drain signal asserted during OV, UV, MR, or UVLO - requires external pull-up resistor. |
| 5 - GND | Ground reference | Common return path for VDD, SENSE, CT, MR, and RESET; critical for noise immunity in automotive layouts. |
| 6 - MR | Manual reset input | Pulled low (<0.3 V) forces immediate RESET assertion; internally pulled up (~100 kΩ) when floating or tied to VDD. |
Key Features
| Feature | Design Value |
|---|---|
| No external resistor network | Internal trimmed divider eliminates BOM cost, layout area, and accuracy degradation from external component tolerances. |
| Fixed 50 µs reset delay | Enables deterministic, sub-microsecond fault response for ASIL-B/C timing-critical diagnostics in ADAS ECUs. |
| Separate SENSE and VDD pins | Supports redundant monitoring architectures - e.g., independent VCORE and VDD supervision per ISO 26262 requirements. |
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation with HBM Class 2 and CDM Class C7B ESD robustness. |
| Functional safety documentation | Includes FIT rate, failure modes, and diagnostic coverage data to accelerate ISO 26262 ASIL decomposition analysis. |
Applications
| ADAS Domain Controller Power Sequencing | Digital Cockpit SoC Core Monitoring |
|---|---|
Use Scenario: Supervising 0.8 V VCORE rail of high-performance automotive SoC during cold cranking and load dump events. IC Role / Device Role / Timing Role: Dual OV/UV window detector asserting RESET within 50 µs if VCORE deviates beyond ±0.7% accuracy band. Use Value: Prevents SoC corruption by ensuring clean reset before execution resumes, meeting ASIL-B timing constraints. |
Use Scenario: Monitoring auxiliary 0.8 V I/O domain in infotainment head unit exposed to switching noise from display drivers. IC Role / Device Role / Timing Role: High-immunity supervisor with 3.5 µs glitch rejection on SENSE pin, rejecting transients without false triggers. Use Value: Eliminates need for external RC filtering, reducing solution size and improving reliability in space-constrained dashboards. |
| HEV/EV Battery Management Interface | Automotive Camera Module Startup |
Use Scenario: Validating stable 0.8 V bias supply to isolated CAN FD transceivers in battery junction box controllers. IC Role / Device Role / Timing Role: Latching RESET output ensures persistent fault signaling until power cycle or MR deassertion. Use Value: Enables fail-safe communication shutdown without software intervention during supply brownout. |
Use Scenario: Enabling image sensor startup only after 0.8 V analog rail stabilizes within ±4% window tolerance. IC Role / Device Role / Timing Role: UV-only mode (via configuration) validates minimum rail level before releasing camera reset line. Use Value: Guarantees sensor initialization integrity, avoiding corrupted frame capture during power ramp. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage and undervoltage monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3703A4080DSERQ1 | 10 ms / 200 ms dual fixed delay (CT = open/VDD), same 0.80 V/0.85 V thresholds and ±4% window. | Suitable for non-time-critical subsystems where longer reset hold-off improves noise margin. | Select when system timing budget allows >10 ms reset assertion; not drop-in due to different tD behavior. |
| TLV809E80DBZR | Single UV detector only, 0.8 V threshold, SOT-23-3, ±1.5% accuracy, 140 ms delay, no MR or CT pin. | Limited to basic undervoltage protection without OV detection or programmability. | Use only for cost-sensitive, single-threshold legacy designs lacking functional safety or window supervision needs. |
Compared with TPS3703A4080DSERQ1 and TLV809E80DBZR, the TPS3703E4080DSERQ1 uniquely delivers ultrafast 50 µs reset response with full OV/UV window supervision and MR capability - essential for ASIL-B/C domain controllers requiring deterministic fault reaction times.
Availability
TPS3703E4080DSERQ1 is available at Aetrix Electronics and suitable for automotive ADAS domain controllers, digital cockpit SoC power management, and HEV/EV battery interface modules requiring stable component supply, long-term lifecycle support, and AEC-Q100 compliance.
Supply support for TPS3703E4080DSERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with deep automotive expertise and functional safety infrastructure.
The TPS3703-Q1 product line was engineered specifically for ISO 26262-compliant automotive power supervision - integrating precision window detection, latch-mode RESET, and AEC-Q100 Grade 1 reliability into the industry's smallest 6-pin WSON package.
FAQ
What is the exact overvoltage and undervoltage threshold configuration for TPS3703E4080DSERQ1?
The TPS3703E4080DSERQ1 is configured with fixed thresholds of 0.80 V (undervoltage) and 0.85 V (overvoltage), forming a 50-mV window. This matches the "E4080" nomenclature: "E" denotes ±4% window tolerance, "4080" specifies 0.80 V UV and 0.85 V OV (50 mV step). Accuracy is ±0.7% across –40°C to +125°C, verified per TI SBVS344D datasheet Section 7.5.
How does the CT pin function in TPS3703E4080DSERQ1, and what reset delay does it provide?
In TPS3703E4080DSERQ1, the CT pin is configured for the "D" option: leaving CT open (or tying to VDD) selects the fixed 50 µs reset time delay. This is confirmed in TI's device nomenclature legend (Figure 5-1) and timing table (Section 7.6), where TPS3703D variants specify 50 µs nominal tD. No external capacitor is required or used in this configuration.
Is TPS3703E4080DSERQ1 qualified for automotive safety applications, and what documentation supports functional safety design?
Yes, TPS3703E4080DSERQ1 is AEC-Q100 Grade 1 qualified (–40°C to +125°C) and explicitly labeled "Functional Safety-Capable." TI provides dedicated functional safety documentation including FIT rate data, failure mode analysis, and diagnostic coverage metrics - referenced in the "Functional Safety-Capable" feature bullet and Section 12.2 of the SBVS344D datasheet.
Can TPS3703E4080DSERQ1 monitor a supply voltage higher than its VDD pin voltage?
Yes. The SENSE pin accepts voltages up to 5.5 V independently of VDD, enabling monitoring of higher rails (e.g., 3.3 V or 5 V) while powering the TPS3703E4080DSERQ1 from a lower VDD (e.g., 1.8 V or 3.3 V). This is specified in Section 7.3 (Recommended Operating Conditions) and enables flexible partitioning of supervision and supply domains in multi-rail automotive systems.
What is the role of the MR pin in TPS3703E4080DSERQ1, and how is it interfaced?
The MR (Manual Reset) pin on TPS3703E4080DSERQ1 is an active-low input that forces RESET assertion when pulled below 0.3 V (VMR_L). It features an internal ~100 kΩ pull-up, so it may be left floating or tied to VDD when unused. Assertion duration follows the configured 50 µs delay, and MR is ignored during ongoing RESET low events - details are in Section 6 (Pin Functions) and Figure 8-2 of the datasheet.
TPS3703E4080DSERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 0.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3703E4080DSERQ1 FAQ
1.How can I place an order for TPS3703E4080DSERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3703E4080DSERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3703E4080DSERQ1 reliable?
The price and inventory of TPS3703E4080DSERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3703E4080DSERQ1 is usually 5 days.
3.What payment methods are accepted for TPS3703E4080DSERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3703E4080DSERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3703E4080DSERQ1?
TPS3703E4080DSERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3703E4080DSERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3703E4080DSERQ1?
For technical support, including TPS3703E4080DSERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3703E4080DSERQ1 requirements.
6.How does Aetrix verify that TPS3703E4080DSERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3703E4080DSERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3703E4080DSERQ1 meets industry standards.
7.What is the process for return or replacement of TPS3703E4080DSERQ1?
All TPS3703E4080DSERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3703E4080DSERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3703E4080DSERQ1 part is unused and in its original packaging.
Return procedure for TPS3703E4080DSERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3703E4080DSERQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

