Texas Instruments TPS3707-30DGN
- Part No.:
- TPS3707-30DGN
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS3707-30DGN.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:380
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3707-30DGN from Texas Instruments is a precision 3.0 V supply-voltage supervisor IC with active-low and active-high RESET outputs, fixed 200 ms power-on reset delay, power-fail comparator (PFI/PFO), and manual reset input (MR). It operates from 2 V to 6 V, draws ≤50 µA, and supports –40°C to 85°C ambient. Used for reliable power sequencing in microcontroller-based industrial control systems.
For engineers reviewing the TPS3707-30DGN datasheet, TPS3707-30DGN pinout, TPS3707-30DGN application, or TPS3707-30DGN equivalent, key selection criteria include dual-reset polarity support, 2.63 V threshold accuracy over temperature, MSOP-PowerPAD™ package thermal performance, and absence of watchdog circuitry compared to TPS3705 variants.
Technical Context
The TPS3707-30DGN implements dual-output supervision using an internal 1.25 V reference and resistor-divider-sensed VDD monitoring. Its negative-going threshold (VIT–) is fixed at 2.63 V ±70 mV over –40°C to 85°C, with 50 mV hysteresis to prevent chatter during brownout recovery. The PFI comparator independently monitors auxiliary rails with 1.25 V threshold and 10 mV hysteresis.
Unlike the TPS3705 series, the TPS3707-30DGN omits watchdog timer circuitry (no WDI/WDO pins) and instead provides complementary RESET outputs: one open-drain active-low (pin 7 in SOIC, pin 1 in MSOP-PowerPAD) and one push-pull active-high (pin 8 in SOIC, pin 2 in MSOP-PowerPAD). MR assertion forces both outputs simultaneously.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 2 V to 6 V - supports 3.0 V and 3.3 V logic domains without level-shifting |
| VDD threshold (VIT–) | 2.63 V ±70 mV - precise 3.0 V rail supervision with guaranteed margin against 3.0 V ±5% tolerance |
| Reset delay | 200 ms fixed - eliminates external capacitor dependency and reduces BOM count |
| Quiescent current | ≤50 µA - enables use in battery-backed or low-power always-on monitoring circuits |
| Operating temperature | –40°C to 85°C - qualified for industrial-grade embedded applications |
| Output types | Active-low open-drain RESET + active-high push-pull RESET - drives both legacy reset inputs and modern high-active logic |
| PFI threshold | 1.25 V ±50 mV - configurable for low-battery detection or secondary supply monitoring via external divider |
Pinout & Package
TPS3707-30DGN is packaged in an 8-pin MSOP-PowerPAD™ (DGN) measuring 3.00 mm × 3.00 mm with exposed thermal pad. This thermally enhanced package delivers RθJA = 66.1°C/W and RθJB = 45.1°C/W, enabling higher power density in compact industrial PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET (pin 1) | Active-low open-drain output | Drives standard microcontroller /DSP reset inputs; requires external pull-up for logic-level compatibility |
| RESET (pin 2) | Active-high push-pull output | Directly interfaces with high-active reset controllers or FPGA configuration logic without pull-up |
| MR (pin 3) | Manual reset input | Active-low signal; asserts both RESET outputs synchronously when pulled low |
| VDD (pin 4) | Supply voltage input | Primary monitored rail; powers internal reference, comparators, and output drivers |
| GND (pin 5) | Ground reference | Return path for all internal circuits and output loads; connects to exposed PowerPAD for thermal conduction |
| PFI (pin 6) | Power-fail comparator input | Monitors auxiliary voltage (e.g., battery or backup rail); triggers PFO when below 1.25 V |
| PFO (pin 7) | Power-fail comparator output | Active-low open-drain flag for low-battery or secondary supply failure |
| NC (pin 8) | No internal connection | Unbonded pin; must be left floating or tied to GND per layout best practices |
Key Features
| Feature | Design Value |
|---|---|
| Dual-polarity RESET outputs | Simultaneous active-low and active-high reset signals eliminate need for external inverters or level translators |
| Fixed 200 ms reset delay | Guaranteed timing without external RC components improves design reproducibility and reduces board area |
| Integrated PFI/PFO comparator | Enables secondary rail monitoring (e.g., battery backup) with dedicated interrupt output, independent of VDD supervision |
| Low 50 µA supply current | Minimizes impact on system standby power budget, critical for portable and energy-harvesting applications |
| MSOP-PowerPAD™ package | Thermally optimized 3×3 mm footprint supports high-density industrial PCBs while maintaining robust thermal dissipation |
Applications
| Industrial Programmable Logic Controllers | Automotive Body Control Modules |
|---|---|
Use Scenario: Supervises 3.0 V microcontroller supply and 12 V battery rail in PLC backplane modules operating in harsh factory environments. IC Role / Device Role / Timing Role: Provides synchronized power-on reset and brownout detection for main CPU, plus PFO-triggered fault logging on battery voltage sag. Use Value: Dual RESET polarity ensures compatibility with mixed-vendor MCU families; 200 ms delay prevents premature firmware execution during unstable power ramp-up. | Use Scenario: Monitors 3.0 V domain powering CAN transceivers and microcontrollers in BCMs, while PFI tracks 12 V vehicle battery health. IC Role / Device Role / Timing Role: Generates clean reset pulse on ignition power-up and asserts PFO if battery drops below 11.5 V (configured via resistor divider). Use Value: Eliminates need for discrete voltage detectors and reset generators, reducing component count and improving EMI immunity through integrated design. |
| Portable Medical Diagnostic Devices | Smart Energy Meters |
Use Scenario: Ensures reliable boot sequence for ARM Cortex-M4 host processor powered from regulated 3.0 V LDO, with PFI monitoring primary Li-ion cell voltage. IC Role / Device Role / Timing Role: Active-high RESET directly enables FPGA configuration; PFO triggers low-battery warning before shutdown threshold. Use Value: 50 µA quiescent current extends battery life in standby mode; MSOP-PowerPAD™ enables compact layout in space-constrained handheld enclosures. | Use Scenario: Supervises 3.0 V real-time clock and metrology ASIC supply in DIN-rail mounted meters, with PFI tracking supercapacitor backup voltage. IC Role / Device Role / Timing Role: Delivers deterministic 200 ms reset after AC power restoration; PFO flags supercapacitor depletion to initiate graceful data save. Use Value: Fixed delay guarantees sufficient hold-off time for analog front-end stabilization; dual outputs simplify interface to both RTC and microcontroller reset domains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3707-30D | Same electrical specs but in 8-pin SOIC (3.90 mm × 4.90 mm); RθJA = 118.2°C/W vs 66.1°C/W for DGN | Preferred for through-hole prototyping or legacy SOIC footprints; less suitable for thermally constrained high-density boards | Select DGN for thermal performance and space savings; choose D when SOIC compatibility or hand-soldering is required |
| MAX706R | Pin-compatible MAXIM part with 3.08 V threshold, 200 ms delay, and single active-low RESET; no active-high output or PFI/PFO | Lacks dual-reset capability and auxiliary rail monitoring; requires external circuitry for PFI functionality | Use only if dual outputs and PFI are unnecessary; verify 3.08 V threshold meets system margin requirements |
Compared with TPS3707-30DGN, the TPS3707-30D offers identical supervision functionality in a larger SOIC package with higher thermal resistance, while the MAX706R provides basic reset generation without PFI support or complementary outputs-making it suitable only for simpler, cost-sensitive designs lacking auxiliary monitoring needs.
Availability
TPS3707-30DGN is available at Aetrix Electronics and suitable for industrial programmable controllers, automotive body electronics, portable medical diagnostics, and smart energy metering requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS3707-30DGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The TPS370x family was designed specifically for robust power-supply supervision in microprocessor-based systems, emphasizing precision threshold accuracy, low quiescent current, and dual-output flexibility to simplify system-level reset architecture.
FAQ
What is the exact VDD supervision threshold voltage for TPS3707-30DGN?
The TPS3707-30DGN has a guaranteed negative-going input threshold voltage (VIT–) of 2.63 V, with ±70 mV variation over –40°C to 85°C. This corresponds to nominal 3.0 V rail supervision with 12% margin below nominal, ensuring reliable detection of 3.0 V ±5% supply deviations. The value is factory-trimmed and does not require external calibration.
Does TPS3707-30DGN include a watchdog timer function?
No, the TPS3707-30DGN does not include a watchdog timer. Unlike the TPS3705-x series, the TPS3707-30DGN omits WDI and WDO pins and associated timing circuitry. Its feature set focuses exclusively on dual-polarity VDD supervision and independent PFI/PFO monitoring. For watchdog capability, select TPS3705-30DGN instead.
How are the two RESET outputs on TPS3707-30DGN electrically different?
The TPS3707-30DGN provides RESET (pin 1) as an open-drain, active-low output requiring an external pull-up resistor, and RESET (pin 2) as a push-pull, active-high output capable of driving logic-high directly. Both outputs assert synchronously during power-on, brownout, or MR activation, enabling simultaneous reset of mixed-signal subsystems with differing input requirements.
Can the PFI input of TPS3707-30DGN monitor voltages other than the main VDD rail?
Yes, the PFI input is independent of VDD and can monitor any DC voltage source via an external resistor divider. With a fixed 1.25 V internal reference, PFI triggers PFO when the divided voltage falls below 1.25 V ±50 mV. For example, a 12 V battery rail can be scaled using 910 kΩ/120 kΩ resistors to produce 1.25 V at PFI when battery reaches 10.73 V, enabling programmable low-battery warnings.
What is the thermal performance advantage of the MSOP-PowerPAD™ package used by TPS3707-30DGN?
The MSOP-PowerPAD™ (DGN) package of the TPS3707-30DGN achieves RθJB = 45.1°C/W and RθJA = 66.1°C/W - significantly lower than the SOIC (D) variant's 58.5°C/W and 118.2°C/W respectively. This 43% reduction in junction-to-board resistance allows higher sustained power dissipation in compact layouts, making it ideal for thermally dense industrial PCBs where airflow is limited.
TPS3707-30DGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.63V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS3707-30DGN FAQ
1.How can I place an order for TPS3707-30DGN through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3707-30DGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3707-30DGN reliable?
The price and inventory of TPS3707-30DGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3707-30DGN is usually 5 days.
3.What payment methods are accepted for TPS3707-30DGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3707-30DGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3707-30DGN?
TPS3707-30DGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3707-30DGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3707-30DGN?
For technical support, including TPS3707-30DGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3707-30DGN requirements.
6.How does Aetrix verify that TPS3707-30DGN is sourced from the original manufacturer or authorized distributors?
All TPS3707-30DGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3707-30DGN meets industry standards.
7.What is the process for return or replacement of TPS3707-30DGN?
All TPS3707-30DGN units undergo pre-shipment inspection (PSI). If there is an issue with TPS3707-30DGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3707-30DGN part is unused and in its original packaging.
Return procedure for TPS3707-30DGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3707-30DGN Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

