Texas Instruments TPS3707-33DGNG4
- Part No.:
- TPS3707-33DGNG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS3707-33DGNG4.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,213
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3707-33DGNG4 from Texas Instruments is a precision 3.3 V supply-voltage supervisor IC with active-low and active-high reset outputs, fixed 200 ms power-on reset delay, power-fail comparator (PFI/PFO), and manual reset input (MR). It operates from 2 V to 6 V, draws ≤50 µA supply current, and is rated for –40°C to 85°C ambient temperature. Used in microcontroller-based systems requiring reliable power sequencing and brownout detection.
For engineers reviewing the TPS3707-33DGNG4 datasheet, TPS3707-33DGNG4 pinout, TPS3707-33DGNG4 application, or TPS3707-33DGNG4 equivalent, key selection criteria include dual-reset polarity support, 2.93 V threshold accuracy over temperature, MSOP-PowerPAD™ 8-pin package compatibility, and absence of watchdog functionality compared to TPS3705 variants.
Technical Context
The TPS3707-33DGNG4 implements a precision bandgap reference and comparator architecture to monitor VDD against a factory-trimmed 2.93 V threshold (VIT–) with 50 mV hysteresis. It asserts active-low RESET when VDD falls below VIT– and releases it after a fixed 200 ms delay upon recovery above VIT+, while simultaneously driving active-high RESET with complementary timing.
Its dedicated PFI input accepts external voltage dividers for secondary rail monitoring (e.g., battery or auxiliary supply), triggering PFO output within 0.5–1 µs. MR provides asynchronous reset initiation, and all outputs are specified for 1 mA sink (RESET) and 500 µA source (RESET) drive strength under recommended operating conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2 V to 6 V - supports wide-input industrial and embedded rails without external regulation |
| VDD Threshold (VIT–) | 2.93 V ±0.06 V at –40°C to 85°C - ensures accurate 3.3 V system brownout detection |
| Reset Delay Time | 200 ms fixed - eliminates need for external timing capacitor; guarantees processor initialization stability |
| Supply Current (IDD) | ≤50 µA max - enables low-power operation in battery-backed or energy-constrained designs |
| Output Types | Active-low RESET + active-high RESET - provides native interface compatibility with both reset-active-low and reset-active-high processors |
| Power-Fail Response | PFI input with 1.25 V threshold, PFO output with 0.5–1 µs propagation - enables fast low-battery or auxiliary-rail fault signaling |
| Operating Temperature | –40°C to 85°C - qualified for industrial and automotive under-hood environments |
Pinout & Package
TPS3707-33DGNG4 is packaged in an 8-pin MSOP-PowerPAD™ (DGN) with 3.00 mm × 3.00 mm body size and exposed thermal pad. The PowerPAD enhances thermal performance (RθJB = 45.1°C/W) and requires PCB soldering for optimal heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: RESET | Active-low reset output | Drives low during VDD undervoltage or MR assertion; sinks 1 mA; used for standard microcontroller reset inputs |
| 2: RESET | Active-high reset output | Complementary to Pin 1; sources 500 µA; interfaces directly with processors requiring high-valid reset |
| 3: MR | Manual reset input | Active-low; initiates reset when pulled low; internal pull-up not present - requires external pull-up |
| 4: VDD | Supply voltage input | Accepts 2–6 V; powers internal reference, comparators, and outputs; decoupling capacitor required |
| 5: GND | Ground reference | Return path for all internal circuits and outputs; must be connected to system ground plane |
| 6: PFI | Power-fail comparator input | Monitors external voltage divider; triggers PFO when input falls below 1.25 V threshold |
| 7: PFO | Power-fail comparator output | Active-low open-drain output; requires external pull-up; signals secondary rail failure |
| 8: NC | No internal connection | Not bonded; must remain unconnected - no routing or termination permitted |
Key Features
| Feature | Design Value |
|---|---|
| Dual-polarity reset outputs | Simultaneous active-low and active-high RESET signals eliminate level-shifting or inverter logic in mixed-architecture systems |
| Fixed 200 ms reset delay | Guaranteed timing without external RC components reduces BOM count, layout area, and calibration risk |
| 3.3 V precision threshold (2.93 V) | Factory-trimmed VIT– with ±0.06 V tolerance over full temperature range ensures robust 3.3 V rail supervision |
| Integrated power-fail comparator | PFI/PFO pair enables independent monitoring of backup batteries or auxiliary supplies with sub-microsecond response |
| Low quiescent current (≤50 µA) | Minimizes standby power draw in always-on or battery-operated applications such as smart sensors and portable instrumentation |
Applications
| Industrial Programmable Logic Controllers | Automotive Body Control Modules |
|---|---|
Use Scenario: Supervising 3.3 V microcontroller supply in PLC I/O modules subject to voltage transients and brownouts. IC Role / Device Role / Timing Role: Primary VDD supervisor providing synchronized active-low and active-high reset signals to ensure deterministic MCU boot after line disturbance. Use Value: Dual-reset outputs eliminate external inverters; 200 ms fixed delay guarantees sufficient hold time for FPGA configuration and peripheral initialization. | Use Scenario: Monitoring main 3.3 V domain and detecting 12 V battery sag in BCMs during cold-cranking events. IC Role / Device Role / Timing Role: VDD supervisor (3.3 V) + PFI-based battery monitor (via resistor divider on 12 V rail) with independent PFO interrupt. Use Value: PFO responds within 1 µs to battery voltage drop, enabling immediate firmware intervention before MCU reset occurs. |
| Portable Medical Instrumentation | Network Edge Routers |
Use Scenario: Ensuring safe shutdown and state retention during Li-ion battery discharge in handheld diagnostic devices. IC Role / Device Role / Timing Role: Main supply supervisor with MR-initiated graceful shutdown and PFI-linked low-battery warning via PFO. Use Value: ≤50 µA IDD extends battery life; PFI threshold accuracy enables precise end-of-charge detection without software polling. | Use Scenario: Securing reliable boot of multi-core SoCs in carrier-grade routers where power integrity is mission-critical. IC Role / Device Role / Timing Role: High-reliability reset generator with complementary outputs interfacing to SoC reset controllers and FPGA management logic. Use Value: Active-high RESET directly drives FPGA configuration engines; active-low RESET services ARM core reset - no glue logic needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3707-33DR | Same electrical specs and pinout; SOIC-8 (3.90 mm × 4.90 mm) instead of MSOP-PowerPAD™ | Larger footprint; lower thermal performance (RθJB = 58.5°C/W vs. 45.1°C/W); no exposed pad | Select for legacy board compatibility or cost-sensitive non-thermal-limited designs |
| MAX706TSA+ | Pin-compatible with MAX705–708 family; 3.08 V threshold; 200 ms delay; no active-high RESET output | Single-reset polarity only; higher supply current (80 µA typ); no PFI/PFO function | Select only if dual-reset outputs are unnecessary and MAX70x footprint reuse is mandatory |
Compared with TPS3707-33DR and MAX706TSA+, the TPS3707-33DGNG4 uniquely delivers dual-reset polarity in a thermally enhanced MSOP-PowerPAD™ package with integrated power-fail monitoring - critical for space-constrained, high-reliability, and multi-rail systems.
Availability
TPS3707-33DGNG4 is available at Aetrix Electronics and suitable for industrial programmable controllers, automotive body electronics, and portable medical instrumentation requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for TPS3707-33DGNG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The TPS370x family is designed specifically for robust microprocessor supervisory functions - combining precision voltage monitoring, power-fail detection, and flexible reset signaling in minimal footprint packages for mission-critical embedded systems.
FAQ
What is the exact reset threshold voltage for TPS3707-33DGNG4 and how does it vary with temperature?
The TPS3707-33DGNG4 has a nominal negative-going input threshold voltage (VIT–) of 2.93 V, with guaranteed limits of 2.87 V (min) and 3.00 V (max) across –40°C to 85°C. Typical variation is ±0.5% over temperature, confirmed by Figure 7-2 in the datasheet. This precision enables reliable 3.3 V rail supervision without margining concerns in industrial environments.
Does TPS3707-33DGNG4 include a watchdog timer function?
No, the TPS3707-33DGNG4 does not include a watchdog timer. It is explicitly differentiated from the TPS3705-xx series, which integrates WDI/WDO pins and 1.6 s timeout. The TPS3707-33DGNG4 instead provides complementary RESET/RESET outputs and retains PFI/PFO functionality - making it ideal for systems needing dual-polarity reset without watchdog overhead.
What is the purpose of the NC pin on TPS3707-33DGNG4, and how should it be handled on the PCB?
Pin 8 of the TPS3707-33DGNG4 is designated NC (No Connection) and is not internally bonded. It must remain unconnected - no trace routing, solder mask opening, or copper pour should contact this pad. Leaving it floating prevents unintended coupling or ESD paths, and aligns with TI's layout guidance in Section 11.1 of the datasheet.
Can TPS3707-33DGNG4 monitor a 5 V supply, or is it limited to 3.3 V systems?
The TPS3707-33DGNG4 is optimized for 3.3 V VDD supervision (2.93 V threshold), but its PFI input can monitor any voltage rail - including 5 V - using an external resistor divider. For example, a 5 V rail can be scaled to 1.25 V at PFI using standard resistors, triggering PFO when the 5 V supply drops below the derived threshold. VDD itself must remain within 2–6 V.
How does the thermal performance of TPS3707-33DGNG4 compare between MSOP-PowerPAD™ and SOIC packages?
The TPS3707-33DGNG4 in MSOP-PowerPAD™ (DGN) achieves RθJB = 45.1°C/W, significantly better than the SOIC-8 (D) version's 58.5°C/W. This 23% improvement in junction-to-board thermal resistance allows higher sustained power dissipation or operation in hotter ambient conditions - especially valuable in dense industrial PCB layouts where airflow is limited.
TPS3707-33DGNG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.93V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS3707-33DGNG4 FAQ
1.How can I place an order for TPS3707-33DGNG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3707-33DGNG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3707-33DGNG4 reliable?
The price and inventory of TPS3707-33DGNG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3707-33DGNG4 is usually 5 days.
3.What payment methods are accepted for TPS3707-33DGNG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3707-33DGNG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3707-33DGNG4?
TPS3707-33DGNG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3707-33DGNG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3707-33DGNG4?
For technical support, including TPS3707-33DGNG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3707-33DGNG4 requirements.
6.How does Aetrix verify that TPS3707-33DGNG4 is sourced from the original manufacturer or authorized distributors?
All TPS3707-33DGNG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3707-33DGNG4 meets industry standards.
7.What is the process for return or replacement of TPS3707-33DGNG4?
All TPS3707-33DGNG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3707-33DGNG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3707-33DGNG4 part is unused and in its original packaging.
Return procedure for TPS3707-33DGNG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3707-33DGNG4 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

